EEWORLDEEWORLDEEWORLD

Part Number

Search

SQ3320N-FREQ1-SMD

Description
CMOS Output Clock Oscillator, 0.65MHz Min, 10MHz Max
CategoryPassive components    oscillator   
File Size55KB,1 Pages
ManufacturerPletronics
Download Datasheet Parametric View All

SQ3320N-FREQ1-SMD Overview

CMOS Output Clock Oscillator, 0.65MHz Min, 10MHz Max

SQ3320N-FREQ1-SMD Parametric

Parameter NameAttribute value
MakerPletronics
Reach Compliance Codeunknown
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Manufacturer's serial numberSQ3320
Installation featuresSURFACE MOUNT
Maximum operating frequency10 MHz
Minimum operating frequency0.65 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS
Output load15 pF
physical size12.5mm x 12.5mm x 6mm
longest rise time4 ns
surface mountYES
maximum symmetry60/40 %
Pl tronics, Inc.
.
19013 36th Ave. W, Suite H Lynnwood, WA 98036 USA
Manufacturer of High Quality Frequency Control Products
SQ3345, SQ2245 CMOS Series
SQ3345: CMOS with Enable/ Disable, SQ2245 without Enable/Disable
Lower Ringing Noise Option Available to Reduce EMI
Half Size (8 Pin DIP) Metal Clock Oscillator
Available in Thru-Hole or Surface Mount Configuration
Standard Specifications
Overall Frequency Stability
± 50 PPM, ± 25 PPM, ± 20 PPM over Operating Temperature Range
Operating Temperature Range
0 to +70°C is standard, but can be extended to
-
40 to +85°C for certain frequencies
Supply Voltage (Vcc)
5.0 volts and 3.3 volts available
Symmetry (Duty Cycle)
40/60 to 60/40% is standard, but 45/55% at 50% of Vcc is also available (see Waveform 1)
Logic Levels
Logic “1”
90% of Vcc MIN;
Logic “0”
10% of Vcc MAX
Output Load
Standard load is 15 pF (typ. 1 ASIC) maximum, see Test Circuit 3 (consult factory for
heavier
loads)
Ringing Noise
Depends on frequency and output load. See EMI application note
SQ33: Enable/Disable Option
Output enabled when Pin #1 is open or at Logic “1”; Output disabled when Pin #1 is at Logic “0”.
Rise and Fall Time
(E/D)
Max. Supply Current
Frequency Range
(MHz)
650 kHz
69.999 MHz
0.650 –
10.001 –
26.000 –
35.000 –
50.001 –
10.000
25.999
34.999
50.000
69.999
7
10
10
20
15
25
20
30
25
35
Part Numbering Guide
Icc (mA) w/ 15pF load
3.3V
5.0V
Tr & Tf (nS) w/ 15pF load
Typical
Maximum
3.0
2.5
2.5
2.5
2.5
4.0
3.5
3.5
3.5
3.5
Portions of the part number that appear after the frequency may not be marked on part (C of C provided)
SQ33 45 V -- 60.0M - 30 - SMD - XXX
(Internal Code or blank)
Packaging
Tube or on Pads,
SMD: Bulk
Model
SQ33 with E/D
SQ22 no E/D
Frequency Stability
45 = ± 50 PPM
44 = ± 25 PPM
20 = ± 20 PPM
Surface Mount Option
Non-Std Output Load
Blank = 15 pF max, 30 = 30 pF max
Frequency in MHz
Special Specifications (choose all that apply)
Blank: Std Specs (5.0V
± 10%,
0 to +70
°
C, 40/60% Symmetry)
E: Extended Operating Temperature Range (- 40 to +85
°
C)
N: Lower Ringing Noise
S: 45/55% Symmetry at 50% of Vcc
V: Supply Voltage of 3.3 volts
± 10%
Consult factory for available frequencies and specs. Not all options available for all frequencies. A special part number may be assigned.
Frequency Stability is inclusive of frequency shifts due to calibration, temperature, supply voltage, shock, vibration and load
Mechanical: inches (mm)
not to scale
Surface Mount
Solder Pads
Due to part size and factory abilities, part marking may vary from lot to lot and may contain our part number or an internal code.
0.492 (12.5) MAX
0.492 (12.5) MAX
PLE
0 .020
(.51)
0 .236 (6.0)
MAX
0.031 (0.8)
0.300 (7.62)
0.300 (7.62)
OUT
5
8
Vcc
0.270 (6.87)
0.492 (12.5) MAX
MAX
0.492 (12.5) MAX
0.354 (9.0)
5
8
0.300 (7.62)
8
1
5
4
4
GND
1
4
1
Jun 2004
0 .250 (6.35)
MAX
SQ33 Pin 1 = E/D
SQ22 Pin 1 = N.C.
Pad (8X)
0.136 x 0 .035
(3.45) x (.89)
0.200 (5.08)
Pl tronics, Inc.
(425) 776 -1880, Fax: (425) 776-2760, ple-sales@pletronics.com, www.pletronics.com
15
CMOS < 80 MHz
Page 11A - 16
Application of CPLD in embedded system and CAN bus network communication
This paper introduces a design of using programmable device CPLD to realize the interface between CAN bus and microcomputer, explains the design idea and design scheme, and gives the logic design and ...
frozenviolet FPGA/CPLD
Competitiveness of Analog Chip Suppliers
Competitiveness of film suppliers(China Electronics News)2006-7-18  Editor's note: The digital era is not entirely dominated by digital chips. The analog chips that complement it are developing in a s...
fighting Analog electronics
Analog circuit behavior model and simulation based on Verilog-A_.pdf
Analog circuit behavior model and simulation based on Verilog-A_.pdf...
zxopenljx FPGA/CPLD
Newbie WDK environment compilation error
I am a novice learning driver development and just downloaded Windows Driver Kit (WDK) 7_0_0. I followed the process introduced on the Internet and went to "Start" -> "All Programs" -> "Windows Driver...
microchenhard Embedded System
How can I return to the previous step when drawing AD schematics and there is an extra line that I can cut off?
Either the entire line segment is removed or an extra segment is caused by my mistaken dragging operation....
爱吃萝卜的图纸 PCB Design
Technical Parameters of PSCD0705T-680M-S
Technical parameters of PSCD0705T-680M-S Product model: PSCD0705T-680M-S Inductance (μH): 68 Accuracy (±%): 20 Maximum DC resistance (Ω): 0.280 Saturation current Isat (A): - Minimum operating current...
huanghuaiping MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 978  975  2870  1755  1912  20  58  36  39  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号