The AS7C181024LL is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) organized as 131,072 words × 8
bits. It is designed for portable applications where fast data access, long battery life, and simple interfacing are desired.
65$0
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 55*/70/100 ns with output enable access times (t
OE
) of 25*/35/50 ns are ideal for
high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank memory
systems.
When CE1 is HIGH or CE2 is LOW, the device enters standby mode. The AS7C181024LL is guaranteed not to exceed 2.0
µW
power
consumption in standby mode with the inputs static. This device offers data retention.
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-I/O7 is written
on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external
devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) HIGH. The chip
drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is
active, output drivers stay in high-impedance mode.
/RZSRZHUGHVLJQ
In the AS7C181024LL design, priority was placed on low power while maintaining moderately high performance. To reduce standby and
data retention current, a 6-transistor memory cell was utilized. Active power was reduced considerably over traditional designs by using
Intelliwatt™ power reduction circuitry. With Intelliwatt™, SRAM powers down unused circuits between access operations, resulting in
longer cycle times and lower duty cycles, and providing incremental power savings. During periods of inactivity, Intelliwatt™ SRAM power
consumption can be as low as fully de-activated standby power, even though the chip is enabled. This power savings, both in active and
inactive modes, results in longer battery life, and better product marketability. All chip inputs and outputs are TTL-compatible, and operation
is from a single 1.8V supply. The device is packaged in common industry standard packages.
$EVROXWHPD[LPXPUDWLQJV
Parameter
Voltage on any input pin
Voltage on any I/O pin
Power dissipation
Storage temperature (plastic)
DC output current
Symbol
V
tIN
V
tI/O
P
D
T
stg
I
out
Min
–0.5
–0.5
–
–55
–
Max
+2.5
V
DD
+ 0.4
1.0
+150
20
Unit
V
V
W
o
C
mA
Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute max-
imum rating conditions for extended periods may affect reliability.
7UXWKWDEOH
CE1
H
X
L
L
L
CE2
X
L
H
H
H
WE
X
X
H
H
L
OE
X
X
H
L
X
Data
High Z
High Z
High Z
D
out
D
in
Mode
Standby (I
SB
, I
SB1
)
Standby (I
SB
, I
SB1
)
Output disable
Read
Write
Key: X = Don’t Care, L = Low, H = High
* For availability of 55 ns device, contact Alliance.
$//,$1&(6(0,&21'8&725
',' %
3UHOLPLQDU\LQIRUPDWLRQ
®
$6&//
5HFRPPHQGHGRSHUDWLQJFRQGLWLRQV
Parameter
Supply voltage
Input voltage
Symbol
V
DD
V
SS
V
IH
Min
1.65
0.0
0.7 × V
DD
–0.5
Nominal
1.8
0.0
–
–
Max
1.95
0.0
V
DD
+ 0.5
0.3 × V
DD
Unit
V
V
V
V
65$0
65$0
V
IL
†V min = –3.0V for pulse width less than 10 ns.
IL
'&RSHUDWLQJFKDUDFWHULVWLFV
1
-55*
Parameter
Input leakage
current
Output leakage
current
Output voltage
Symbol
|
I
LI
|
|
I
LO
|
V
OL
V
OH
Test conditions
V
DD
= Max,
V
in
= V
SS
to V
DD
CE1 = V
IH
or
CE2 = V
IL
,
V
DD
= Max,
V
out
= V
SS
to V
DD
I
OL
= 100 µA, V
DD
= Min
I
OH
= –100 µA, V
DD
= Min
Min
–
Max
1
-70
Min
–
Max
1
-100
Min
–
Max
1
Unit
µA
µA
V
V
–
–
0.8×V
DD
1
0.2
–
–
–
0.8×V
DD
1
0.2
–
–
–
0.8×V
DD
1
0.2
–
* For availability of 55 ns device, contact Alliance.
3RZHUFRQVXPSWLRQFKDUDFWHULVWLFV
-55*
Parameter
Operating, active
Operating, static
Symbol
I
DD
I
DD1
I
SB
Standby power supply
current
I
SB1
Test conditions
CE1
≤
V
IL
, CE2=V
IH
, f = f
Max
I
OUT
= 0 mA
CE
=
V
SS
, V
DD
= Max, f = 0,
I
OUT
= 0 mA
CE1
≥
V
IH
or CE2 = V
IL,
f = f
Max
CE1
≥
V
DD
–0.2V or CE2
≤
0.2V,
V
IN
≤
0.2V or V
IN
≥
V
DD
–0.2V,
f=0
Min
–
–
–
–
Max
19
20
20
1
-70
Min
–
–
–
–
Max
15
20
20
1
-100
Min
–
–
–
–
Max
10
20
20
1
Unit
mA
µA
µA
µA
* For availability of 55 ns device, contact Alliance.
&DSDFLWDQFH
2
Parameter
Input capacitance
I/O capacitance
Symbol
C
IN
C
I/O
Signals
I/O
I 0+]7
D
5RRPWHPSHUDWXUH9
''
9
Test conditions
V
in
= V
out
= 0V
Max
5
7
Unit
pF
pF
A, CE1, CE2, WE, OE V
in
= 0V
',' %
$//,$1&(6(0,&21'8&725
$6&//
®
3UHOLPLQDU\LQIRUPDWLRQ
5HDGF\FOH
3,9
-55*
Parameter
Symbol
t
RC
t
AA
t
ACE
t
OE
t
OH
t
CLZ
t
CHZ
t
OLZ
t
OHZ
t
PU
t
PD
Min
55
–
–
–
3
3
–
3
–
0
–
Max
–
55
55
25
–
–
25
–
25
–
55
Min
70
–
–
–
3
3
–
3
–
0
–
Read cycle time
Address access time
Chip enable (CE) access time
Output enable (OE) access time
Output hold from address change
CE Low to output in low Z
CE High to output in high Z
OE Low to output in low Z
OE High to output in high Z
Power up time
Power down time
* For availability of 55 ns device, contact Alliance.
-70
Max
–
70
70
35
–
–
35
–
35
–
70
-100
Min
100
–
–
–
3
3
–
3
–
0
–
Max
–
100
100
50
–
–
50
–
50
–
100
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
3
3
Notes
65$0
.H\WRVZLWFKLQJZDYHIRUPV
Rising input
Falling input
Undefined output/don’t care
$GGUHVVFRQWUROOHG
t
RC
Address
t
AA
D
out
Data valid
t
OH
5HDGZDYHIRUP
3,6,7,9,12
5HDGZDYHIRUP
3,6,8,9,12
t
RC1
CE1
CE2
t
OE
OE
t
OLZ
t
ACE1, tACE2
D
out
t
CLZ1, tCLZ2
Current
supply
t
PU
50%
Data valid
t
PD
50%
t
OHZ
t
CHZ1, tCHZ2
&(DQG&(FRQWUROOHG
I
CC
I
SB
$//,$1&(6(0,&21'8&725
',' %
3UHOLPLQDU\LQIRUPDWLRQ
®
$6&//
:ULWHF\FOH
11
55*
Parameter
Write cycle time
Chip enable (CE1 & CE2) to write end
Address setup to write end
Address setup time
Write pulse width
Address hold from end of write
Data valid to write end
Data hold time
Write enable to output in High Z
Output active from write end
* For availability of 55 ns device, contact Alliance.
A group of brothers can develop software by themselves, and hope to produce anti-lost device hardware that can be used with self-developed software, but they are completely hardware idiots. After sear...
[table=98%] [tr][td]Help, why do I use the internal ADC scanning mode of STM8S003 and enable data buffering, but every time the ADC interrupt comes, I can only read the data before channel 3 in the in...
My stream interface driver didn't createFile, how come it was opened inexplicably? NK only Init it when it is executed, it shouldn't open it. I tracked it down but didn't know where it was opened....
【AT-START-F425 Review】Bootloader -USARTUSB Operation Process
(Because I am also learning by searching, although I have some understanding of Bootloader theory, it is difficult to explain my understand...
Let me first tell you how I played it, simulated camera->TW9910->C100 CameraIF->Post Processor->Frame Buffer->LCD. Please see the video for the problem description: [url=http://v.youku.com/v_show/id_X...
Calibrators are widely used in university experiments. Among them, there are two experiments in nuclear physics experiments in modern physics experiments (GM counter and β absorption) that require ...[Details]
Although improper medical device product design is not always associated with medical device-related errors. Studies of users have shown that lack of adequate training accounts for 70% to 90% of suc...[Details]
introduction
At the beginning of this century, Veit used Einthoven's galvanometer to record the electrical activity of the human pregnant uterus from the body surface for the first time. In 19...[Details]
For more than 10 years, analog-to-digital converters (ADCs) have been widely used in industrial process control, medical instruments, communication systems, radar and other products as a booster of in...[Details]
Sensors have made inroads into automotive, medical, industrial and aerospace applications. But you may not see anything changing yet. Growing demands for safety, convenience, entertainment and efficie...[Details]
Designers of hearing aids have stringent requirements. Hearing aids must be small enough to fit in or behind the ear, operate on ultra-low power, and be free of noise or distortion. To meet these requ...[Details]
Maximize instrument utilization and reduce
test times
Increasing the throughput of automated test systems can improve efficiency. Using off-the-shelf tools (COTS) such as multicore proc...[Details]
Introduction
Wireless operators are driving demand for broadband and data rates by offering enhanced data services to increase average revenue per user (ARPU). The need to provide users with ...[Details]
A correct circuit design cannot be manufactured 100% correctly when it is taken to the factory for manufacturing. It will always be affected by various uncertainties, such as deviations in manufact...[Details]
Anyone who has owned a laptop computer will have noticed that when running on battery power, their portable device behaves differently than when running on AC mains power—the display dims, the proc...[Details]
1. Intrusion Detection System (IDS)
IDS is the abbreviation of "Intrusion Detection Systems" in English, which means "Intrusion Detection System" in Chinese. Professionally speaking, it monito...[Details]
1 TM Card Introduction
TM (Touch Memory) card is a patented product of Dallas Company in the United States. It uses single-line protocol communication and completes data reading and writin...[Details]
China National Stadium Project Introduction
The National Stadium (Bird's Nest), the main venue for the opening and closing ceremonies of the 2008 Beijing Olympic Games, is located on the g...[Details]
With more and more countries, regions and cities legislating to require drivers to use hands-free calling systems, as well as the shrinking wallets of most consumers around the world and the uncert...[Details]
Femtocell base stations are required to meet stringent requirements in terms of interference, compatibility testing between mobile devices and networks (such as ad hoc networks, handovers), and mee...[Details]