QESM08120JQ508FREQ2 datasheet, PDF

QESM08120JQ508FREQ2: DescriptionParallel - Fundamental Quartz Crystal, 20MHz Min, 29.999MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN; CategoryPassive components Crystal/resonator; File Size619KB，4 Pages; ManufacturerRakon Limited; Environmental Compliance

Download Datasheet Parametric View All

QESM08120JQ508FREQ2 Overview

Parallel - Fundamental Quartz Crystal, 20MHz Min, 29.999MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Rakon Limited
package instruction	ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
Reach Compliance Code	unknown
Other features	AT-CUT CRYSTAL; TAPE AND REEL
Ageing	2 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	50 µW
frequency stability	0.005%
frequency tolerance	20 ppm
load capacitance	8 pF
Installation features	SURFACE MOUNT
Maximum operating frequency	29.999 MHz
Minimum operating frequency	20 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
physical size	L2.5XB2.0XH0.55 (mm)/L0.098XB0.079XH0.022 (inch)
Series resistance	80 Ω
surface mount	YES

FREQUENCY

QESM08

SMD

2.5x2.0

Crystal – Ceramic SMD packaged

Specification (Rev-A)

Electrical Characteristics ......................................................P01

ESR vs. frequency range and Mode of vibration ..................P01

Mechanical Characteristics ...................................................P01

Ordering Information .............................................................P02

Suggested Reflow Soldering profile ......................................P02

Tape Drawing........................................................................P03

Reel Drawing ........................................................................P03

Startup Code: Can anyone explain what this code means?IF :DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackh...; xinbako stm32/stm8

Understanding of FPGA DCM clock management unit: Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...; sadlife1000 FPGA/CPLD

TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest: TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...; qwqwqw2088 Analogue and Mixed Signal

ADC0 and ADC1 sample signals separately, how to write interrupts? [LM3S]: Should the base addresses of ADC be ADC0_BASE andADC1_BASE respectively, or should they be unified asADC_BASE? Also, should interrupts be written for both modules or just one? I'm a little dizzy after...; 喜鹊王子 Microcontroller MCU

CAM Training Manual: Practical Information---CAM Training Manual...; frozenviolet Industrial Control Electronics

Show the process of WEBENCH design + temperature sensor solution design: [postbg]bg7.png[/postbg][font=Times New Roman][size=5] Since a recent project requires temperature measurement, mainly to detect the ambient temperature of the system. The first thing that comes to mi...; 电子微创意 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components