EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C4265-15ACT

Description
FIFO, 16KX18, 10ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
Categorystorage    storage   
File Size649KB,23 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

CY7C4265-15ACT Overview

FIFO, 16KX18, 10ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64

CY7C4265-15ACT Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codeQFP
package instruction14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
Contacts64
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time10 ns
Other featuresRETRANSMIT
period time15 ns
JESD-30 codeS-PQFP-G64
length14 mm
memory density294912 bit
memory width18
Number of functions1
Number of terminals64
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX18
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
width14 mm
CY7C4255, CY7C4265, CY7C4265A
8K/16K x 18 Deep Sync FIFOs
Features
Functional Description
The CY7C4255/65/65A are high speed, low power, first-in
first-out (FIFO) memories with clocked read and write interfaces.
All are 18 bits wide and are pin/functionally compatible to the
CY7C42X5 Synchronous FIFO family. The CY7C4255/65/65A
can be cascaded to increase FIFO depth. Programmable
features include Almost Full/Almost Empty flags. These FIFOs
provide solutions for a wide variety of data buffering needs, including
high speed data acquisition, multiprocessor interfaces, and communi-
cations buffering.
These FIFOs have 18-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a free running Clock (WCLK) and a Write Enable
pin (WEN). When WEN is asserted, data is written into the FIFO on the
rising edge of the WCLK signal. While WEN is held active, data is contin-
ually written into the FIFO on each cycle. The output port is controlled in
a similar manner by a free-running Read Clock (RCLK) and a Read
Enable pin (REN). In addition, the CY7C4255/65/65A have an Output
Enable pin (OE). The read and write clocks may be tied together for
single-clock operation or the two clocks may be run independently for
asynchronous read/write applications. Clock frequencies up to
100 MHz are achievable.
Retransmit and Synchronous Almost Full/Almost Empty flag
features are available on these devices. Depth expansion is
possible using the Cascade Input (WXI, RXI), Cascade Output
(WXO, RXO), and First Load (FL) pins. The WXO and RXO pins are
connected to the WXI and RXI pins of the next device, and the WXO
and RXO pins of the last device should be connected to the WXI and
RXI pins of the first device. The FL pin of the first device is tied to V
SS
and the FL pin of all the remaining devices should be tied to V
CC
.
D
0–17
INPUT
REGISTER
High Speed, Low Power, First-In First-Out (FIFO) Memories
8K x 18 (CY7C4255)
[1]
16K x 18 (CY7C4265/4265A)
0.5 Micron CMOS for Optimum Speed and Power
High Speed 100 MHz Operation (10 ns read/write cycle times)
Low Power — I
CC
= 45 mA
Fully Asynchronous and Simultaneous Read and Write
Operation
Empty, Full, Half Full, and Programmable Almost Empty and
Almost Full Status Flags
TTL compatible
Retransmit Function
Output Enable (OE) Pins
Independent Read and Write Enable Pins
Center Power and Ground Pins for Reduced Noise
Supports Free-running 50 percent Duty Cycle Clock Inputs
Width and Depth Expansion Capability
64-pin TQFP and 64-pin STQFP
Pin-compatible Density Upgrade to CY7C42X5 Family
Pin-compatible Density Upgrade to IDT72205/15/25/35/45
Pb-free Packages Available
Logic Block Diagram
WCLK
WEN
WRITE
CONTROL
FLAG
PROGRAM
REGISTER
RAM
ARRAY
8K x 18
16K x 18
WRITE
POINTER
FLAG
LOGIC
FF
EF
PAE
PAF
SMODE
READ
POINTER
RS
RESET
LOGIC
FL/RT
WXI
WXO/HF
RXI
RXO
EXPANSION
LOGIC
THREE–STATE
OUTPUT REGISTER
Q
0–17
OE
READ
CONTROL
RCLK
REN
Note
1. CY7C4265 and CY7C4265A are functionally identical
Cypress Semiconductor Corporation
Document #: 38-06004 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 03, 2009
[+] Feedback

CY7C4265-15ACT Related Products

CY7C4265-15ACT
Description FIFO, 16KX18, 10ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
Maker Cypress Semiconductor
Parts packaging code QFP
package instruction 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
Contacts 64
Reach Compliance Code unknown
ECCN code EAR99
Maximum access time 10 ns
Other features RETRANSMIT
period time 15 ns
JESD-30 code S-PQFP-G64
length 14 mm
memory density 294912 bit
memory width 18
Number of functions 1
Number of terminals 64
word count 16384 words
character code 16000
Operating mode SYNCHRONOUS
Maximum operating temperature 70 °C
organize 16KX18
Output characteristics 3-STATE
Exportable YES
Package body material PLASTIC/EPOXY
encapsulated code LQFP
Package shape SQUARE
Package form FLATPACK, LOW PROFILE
Parallel/Serial PARALLEL
Certification status Not Qualified
Maximum seat height 1.6 mm
Maximum supply voltage (Vsup) 5.5 V
Minimum supply voltage (Vsup) 4.5 V
Nominal supply voltage (Vsup) 5 V
surface mount YES
technology CMOS
Temperature level COMMERCIAL
Terminal form GULL WING
Terminal pitch 0.8 mm
Terminal location QUAD
width 14 mm
Secrets of the Altium Designer PCB Library
[i=s]This post was last edited by littleshrimp on 2014-10-22 10:53 [/i] [align=left][align=left][color=rgb(70, 70, 70)]Today, when I opened the PCB project and prepared to draw, I found a strange prob...
littleshrimp PCB Design
April Book Festival, know the world through good books - tell us what book you are reading or want to read?
[size=4][color=#ff0000]April Book Festival, Good Books to Know the World[/color][/size] [size=4] [/size] [size=4]Dear netizens[/size][size=4] Tell us[/size] [size=4]What books are you currently readin...
okhxyyo Talking
STM32F769I Evaluation [Part 2] ---- User Experience and Routine Demonstration
After reading the evaluation requirements and evaluation plan, [url]https://bbs.eeworld.com.cn/thread-505695-1-1.html[/url], Summary of posts: [url]https://bbs.eeworld.com.cn/forum.php?mod=viewthread&...
ydcman stm32/stm8
ISA bus address setting problem
A12~A31 on the ISA bus is a 20-bit data bus. I am using A28~A31. Different motherboards handle addresses differently. I now have two industrial computers. One of them handles it like this. When addres...
tmrobin630 Embedded System
Theoretical principles of HFSS
Although HFSS is a very easy-to-use software, it is impossible to use it well if you are not familiar with the basic principles of its processing methods and the basic knowledge of microwaves. The att...
JasonYoo RF/Wirelessly
Several methods of maintaining data in S7-200
1. The CPU has a built-in supercapacitor to maintain data and always provide power during a power outage that is not too long, and no accessories are required. 2. A battery card is attached to the CPU...
eeleader Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 727  635  73  2560  2216  15  13  2  52  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号