datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> IDT74LVC1G06ADY8
PDF
Preview

IDT74LVC1G06ADY8

Description
Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5, 0.65 MM PITCH, PLASTIC, SOP-5
Categorylogic    logic   
File Size97KB，6 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT74LVC1G06ADY8 Overview

Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5, 0.65 MM PITCH, PLASTIC, SOP-5

IDT74LVC1G06ADY8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionTSSOP,
Contacts5
Reach Compliance Codeunknown
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G5
JESD-609 codee0
length2 mm
Logic integrated circuit typeINVERTER
Number of functions1
Number of entries1
Number of terminals5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristicsOPEN-DRAIN
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)10 ns
Certification statusNot Qualified
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width1.25 mm

IDT74LVC1G06ADY8 Preview

IDT74LVC1G06A
3.3V CMOS SINGLE GATE INVERTER BUFFER/DRIVER W/ OPEN DRAIN
EXTENDED COMMERCIAL TEMPERATURE RANGE
3.3V CMOS SINGLE GATE
INVERTER BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUT,
5 VOLT TOLERANT I/O
FEATURES:
–
–
–
–
–
–
–
–
–
–
–
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
0.65mm pitch PSOP package
Extended commercial range of – 40°C to +85°C
V
CC
= 3.3V ±0.3V, Normal Range
V
CC
= 1.65V to 3.6V, Extended Range
V
CC
= 2.5V ±0.2V
CMOS power levels (0.4µ W typ. static)
Rail-to-Rail output swing for increased noise margin
All inputs, outputs and I/O are 5 Volt tolerant
Supports hot insertion
IDT74LVC1G06A
DESCRIPTION:
This inverter buffer/driver is built using advanced dual metal CMOS
technology. The outputs of the LVC1G06A device are open-drain and can
be connected to other open-drain outputs to implement active-low wired-
OR or active-high wired-AND functions. The maximum sink current is
24mA.
The LVC1G06A has been designed with a +24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V supply system.
Drive Features for LVC1G06A:
– High Output Drivers: +24mA
– Suitable for heavy loads
APPLICATIONS:
• 5V and 3.3V mixed voltage systems
• Data communication and telecommunication systems
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
NC
1
2 SO5-1
3
5
V
CC
A
Y
A
GND
4
Y
PSOP
TOP VIEW
PIN DESCRIPTION
Pin Names
A
Y
NC
Description
Data Input
Data Output
No Internal Connection
FUNCTION TABLE
(1)
Input
A
H
L
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
Output
Y
L
H
EXTENDED COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
FEBRUARY 2000
DSC-5219/-
IDT74LVC1G06A
3.3V CMOS SINGLE GATE INVERTER BUFFER/DRIVER W/ OPEN DRAIN
EXTENDED COMMERCIAL TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS
Symbol
V
TERM
T
STG
I
OUT
I
IK
I
OK
I
CC
I
SS
Description
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Continuous Clamp Current,
V
I
< 0 or V
O
< 0
Continuous Current through
each V
CC
or GND
Max.
–0.5 to +6.5
(1)
Unit
V
°C
mA
mA
mA
LVC 1G Link
CAPACITANCE
(T
A
= +25°C, f = 1.0MH
Z
)
Symbol
C
IN
C
OUT
C
I/O
Parameter
(1)
Input Capacitance
Output
Capacitance
I/O Port
Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
V
IN
= 0V
Typ.
4.5
5.5
6.5
Max.
6
8
8
Unit
pF
pF
pF
LVC 1G Link
– 65 to +150
– 50 to +50
– 50
±100
NOTE:
1. As applicable to the device type.
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: TA = – 40°C To +85°C
Symbol
V
IH
Parameter
Input HIGH Voltage Level
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
Test Conditions
= 1.65V to 1.95V
= 2.3V to 2.7V
= 2.7V to 3.6V
= 1.65V to 1.95V
= 2.3V to 2.7V
= 2.7V to 3.6V
= 3.6V
V
I
= 0 to 5.5V
V
I
= 0 to 5.5V
Min.
Typ.
(1)
Max.
0.65 x V
CC
—
—
1.7
—
—
2
—
—
—
—
0.35 x V
CC
—
—
0.7
—
—
0.8
—
—
±5
—
—
—
—
—
—
—
– 0.7
100
—
—
—
±10
– 1.2
—
10
10
500
µA
LVC 1G Link
Unit
V
V
V
IL
Input LOW Voltage Level
V
µA
µA
V
mV
µA
I
IH
I
IL
I
OZH
I
OZL
V
IK
V
H
I
CCL
I
CCH
I
CCZ
∆I
CC
Input Leakage Current
High Impedance Output Current
(3-State Output pins)
Clamp Diode Voltage
Input Hysteresis
Quiescent Power Supply Current
V
CC
= 3.6V
V
CC
= 2.3V, I
IN
= – 18mA
V
CC
= 3.3V
V
CC
= 3.6V
V
IN
= GND or V
CC
3.6
<
Vin
<
5.5V
(2)
Quiescent Power Supply
Current Variation
One input at V
CC
−
0.6V,
other inputs at V
CC
or GND
NOTE:
1. Typical values are at V
CC
= 3.3V, +25°C ambient.
2. This applies to 3-state outputs in the disabled state only.
c
1998 Integrated Device Technology, Inc.
2
DSC-123456
IDT74LVC1G06A
3.3V CMOS SINGLE GATE INVERTER BUFFER/DRIVER W/ OPEN DRAIN
EXTENDED COMMERCIAL TEMPERATURE RANGE
OUTPUT DRIVE CHARACTERISTICS
Symbol
V
OL
Parameter
Output LOW Voltage
V
CC
Test Conditions
(1)
= 1.65V to 3.6V
I
OL
= 0.1mA
I
OL
= 4mA
I
OL
= 8mA
I
OL
= 12mA
I
OL
= 24mA
Min.
—
—
—
—
—
Max.
0.2
0.45
0.7
0.4
0.55
Unit
V
V
CC
= 1.65V
V
CC
= 2.3V
V
CC
= 2.7V
V
CC
= 3.0V
NOTE:
1. V
IH
and V
IL
must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the
appropriate V
CC
range. T
A
= – 40°C to +85°C.
OPERATING CHARACTERISTICS, TA = 25°C
V
CC
= 1.8V±0.15V
Symbol
C
PD
Parameter
Power Dissipation Capacitance
Test Conditions
C
L
= 0pF, f = 10Mhz
Typical
2.1
V
CC
= 2.5V±0.2V
Typical
2.3
V
CC
= 3.3V±0.3V
Typical
2.5
Unit
pF
SWITCHING CHARACTERISTICS
Symbol
t
PZL
A to Y
t
PLZ
Parameter
Min.
1
(1)
V
CC
= 2.5V±0.2V
Min.
1
Max.
5
V
CC
= 2.7V
Min.
1
Max.
3.9
V
CC
= 3.3V±0.3V
Min.
1
Max.
3.7
Unit
ns
V
CC
= 1.8V±0.15V
Max.
10
NOTE:
1. See test circuits and waveforms. T
A
= – 40°C to + 85°C.
3
IDT74LVC1G06A
3.3V CMOS SINGLE GATE INVERTER BUFFER/DRIVER W/ OPEN DRAIN
EXTENDED COMMERCIAL TEMPERATURE RANGE
TEST CONDITIONS
Symbol
V
LOAD
V
IH
V
T
V
LZ
V
HZ
C
L
V
CC
(1)
= 3.3V±0.3V
6
2.7
1.5
300
300
50
6
2.7
1.5
300
300
50
TEST CIRCUITS AND WAVEFORMS
PROPAGATION DELAY
V
CC
(2)
= 2.5V±0.2V
2 x Vcc
Vcc
Vcc / 2
150
150
30
Unit
V
V
V
mV
mV
pF
LVC 1G Link
V
CC
(1)
= 2.7V
SAME PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE PHASE
INPUT TRANSITION
t
PHL
t
PHL
V
IH
V
T
0V
V
OH
V
T
V
OL
V
IH
V
T
0V
LVC 1G Link
TEST CIRCUITS FOR ALL OUTPUTS
V
CC
500
Ω
Pulse
Generator
(1, 2)
ENABLE AND DISABLE TIMES
ENABLE
CONTROL
INPUT
t
PZL
OUTPUT
SW ITCH
NORMALLY
CLOSED
LOW
t
PZH
OUTPUT
SW ITCH
NORMALLY
OPEN
HIGH
V
LOAD/2
V
T
t
PHZ
V
T
0V
t
PLZ
DISABLE
V
IH
V
T
0V
V
LOAD/2
V
OL +
V
LZ
V
OL
V
OH
V
OH -
V
LZ
0V
LVC 1G Link
V
LOAD
Open
GND
V
IN
D.U.T.
V
OUT
R
T
500
Ω
C
L
LVC 1G Link
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
=
Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤
10MHz; t
F
≤
2.5ns; t
R
≤
2.5ns.
2. Pulse Generator for All Pulses: Rate
≤
10MHz; t
F
≤
2ns; t
R
≤
2ns.
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
SET-UP, HOLD, AND RELEASE TIMES
DATA
INPUT
TIMING
INPUT
t
REM
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
LVC 1G Link
SWITCH POSITION
Test
t
PZL
t
PLZ
t
PHZ
/ t
PZH
Switch
V
LOAD
V
LOAD
V
LOAD
t
SU
t
H
t
SU
PULSE WIDTH
LOW-HIGH-LOW
PULSE
t
W
HIGH-LOW-HIGH
PULSE
V
T
LVC 1G Link
t
H
V
T
4
IDT74LVC1G06A
3.3V CMOS SINGLE GATE INVERTER BUFFER/DRIVER W/ OPEN DRAIN
EXTENDED COMMERCIAL TEMPERATURE RANGE
1.8V ± 0.15V TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
Symbol
V
LOAD
V
IH
V
T
V
LZ
V
HZ
C
L
V
CC
(1)
= 1.8V ± 0.15V
2 x Vcc
Vcc
V
CC
/ 2
150
150
30
Unit
V
V
V
mV
mV
pF
LVC 1G Link
PROPAGATION DELAY
SAM E PHASE
INPUT TRANSITIO N
t
PLH
O U TPU T
t
PLH
O PPO SITE PHASE
INPUT TRANSITIO N
t
PHL
V
IH
V
T
0V
LVC 1G Link
t
PHL
V
IH
V
T
0V
V
OH
V
T
V
OL
TEST CIRCUITS FOR ALL OUTPUTS
V
CC
V
LOAD
O pen
1000
Ω
Pulse
G enerato r
R
T
(1)
ENABLE AND DISABLE TIMES
ENABLE
CO NTR O L
INPUT
t
PZL
O UTPU T
SW ITCH
NO RM ALLY
CLOSE D
LO W
t
PZH
O U TPU T
SW ITCH
NO RM ALLY
OPEN
H IG H
V
LOAD/2
V
T
t
PHZ
V
T
0V
t
PLZ
DISABLE
V
IH
V
T
0V
V
LOAD/2
V
OL +
V
LZ
V
OL
V
OH
V
OH –
V
HZ
0V
GND
V
IN
D.U.T.
V
OUT
C
L
1000
Ω
LVC 1G Link
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
=
Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
NOTE:
LVC 1G Link
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
NOTE:
1. Pulse Generator for All Pulses: Rate
≤
10MHz; t
F
≤
2ns; t
R
≤
2ns.
SET-UP, HOLD, AND RELEASE TIMES
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
LVC 1G Link
SWITCH POSITION
Test
t
PZL
t
PLZ
t
PHZ
/ t
PZH
Switch
V
LOAD
V
LOAD
V
LOAD
Open
DATA
INPUT
TIM ING
INPUT
t
SU
t
H
All Other tests
t
REM
ASYNCHRONOUS
C O N TR O L
PULSE WIDTH
SYN CHRONOUS
C O N TR O L
t
SU
t
H
LO W -H IG H -LO W
PULSE
t
W
HIG H-LOW -HIG H
PULSE
V
T
V
T
LVC 1G Link
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Introduction to the principle of electronic transformer and its advantages and disadvantages

3v to 5v circuit diagram

Multi-channel power supply circuit diagram of digital camera using LT1308

Photoelectric ignition circuit

Three-phase motor inching brake circuit (2)

Commonly used audio circuits for color TVs: TA8218AH

[Project source code] Design and implementation of multi-channel DDS signal generator based on FPGA
[i=s]This post was last edited by Xiaomeige on 2020-2-6 15:51[/i]Key Description:Function key (S0): Press once to enter the waveform selection of CH1 channel of ACM9767 module,press the second time to...
小梅哥 FPGA/CPLD
TMS320C6713B, the problem of running the program in the off-chip SRAM
At present, the program runs on the chip without any problem. However, it does not work properly when placed in the external SRAM. However, I tested the SRAM alone and it was fine. 1 The following tes...
一丝执念 DSP and ARM Processors
Please help me, I want to use MSP430F5 series board to complete SD card storage, urgent! urgent! urgent! urgent! urgent!
I need help, I want to use MSP430F5 series board to complete SD card storage, using SPI mode, and require the stored information to be displayed and read on PC. It seems that I need to read a lot of i...
shenmiao0330 Microcontroller MCU
PCB board
Why do two identical network numbers appear on a PCB board?...
hql724914 PCB Design
How to mute a call?
I have used TAPI to make a call. Now I want to add a feature to mute my voice so that the other party can't hear me. How can I achieve this?...
yoyo_xmu Embedded System
How to visualize the rotation speed of a fan driven by a small DC motor controlled by a 51 single-chip microcomputer?
This is the circuit diagram of the motor part. How can I visualize the speed? It is also connected to a digital tube. I want to display the speed on the digital tube{:1_99:}...
扶摇- Analog electronics
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. UB226SKG03N-5C
  2. RNB-0.2K
  3. 1200DGG3019F3QB
  4. C-13-DFB2.5-PBSCL-V
  5. IMS204-1-21R0F
  6. RC310X-1M4311DB
  7. RCR-1206-2212F
  8. 62B11-SPP-250C
  9. SS320AF6
  10. A2005HB-N-2x12P-D
  11. C3030WVA-S-2x9P-G30
  12. A1276WVA-N-S-2x40P

Popular Articles

  1. Continental develops virtual travel assistant eTravel.Companion to make driving more comfortable
  2. Jufei Optoelectronics: Mini LED products with large current supply are used in TV backlight sources
  3. Synopsys PrimeSim Reliability Analysis Solution Accelerates IC Design Super-Convergence
  4. Fully automatic cell culture equipment with precision drive
  5. Renesas Electronics Launches New RX140 MCU
  6. Automatic identification of vehicle violations! Alipay releases new patent: Capture violations through driving recorders
  7. WPG World Peace Group launches PEPS keyless entry and start system solution based on NXP products
  8. Qualcomm Launches Snapdragon Ride™ Vision System, Built on 4nm Process SoC
  9. EMC electromagnetic compatibility testing_Electromagnetic compatibility testing
  10. What happened to my digital multimeter?

Technical ResourceMore

  1. Automatic Control Principles Tutorial Courseware (Word Version)
  2. Research on system frequency measurement method and simulation of frequency measurement algorithm based on DFT
  3. Motor load calculation tool software
  4. Piezoelectric ceramic driving method in optical fiber sensor demodulation
  5. Decoder Data Distributor
  6. Design of Audio Signal Generator Based on 8051F330
  7. Pitch Angular Velocity Estimation Based on Kalman Filter
  8. SmartARM3130 general teaching/competition/industrial control development platform
  9. LDO Terms and Definitions
  10. Magnetic Field Immunity of Digital Capacitive Isolators

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1452  1803  1749  1812  1804  30  37  36  5  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号