EEWORLDEEWORLDEEWORLD

Part Number

Search

IRHNJ597230SCSPBF

Description
Power Field-Effect Transistor, 8A I(D), 200V, 0.505ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD0.5, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size205KB,17 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

IRHNJ597230SCSPBF Overview

Power Field-Effect Transistor, 8A I(D), 200V, 0.505ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD0.5, 3 PIN

IRHNJ597230SCSPBF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerInternational Rectifier ( Infineon )
package instructionCHIP CARRIER, R-CBCC-N3
Contacts3
Reach Compliance Codecompliant
ECCN codeEAR99
Avalanche Energy Efficiency Rating (Eas)75 mJ
Shell connectionDRAIN
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage200 V
Maximum drain current (ID)8 A
Maximum drain-source on-resistance0.505 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-CBCC-N3
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)260
Polarity/channel typeP-CHANNEL
Maximum pulsed drain current (IDM)32 A
Certification statusNot Qualified
surface mountYES
Terminal formNO LEAD
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
transistor applicationsSWITCHING
Transistor component materialsSILICON

IRHNJ597230SCSPBF Preview

PD - 94046B
RADIATION HARDENED
POWER MOSFET
SURFACE MOUNT (SMD-0.5)
Product Summary
Part Number Radiation Level
IRHNJ597230 100K Rads (Si)
IRHNJ593230 300K Rads (Si)
R
DS(on)
0.505Ω
0.505Ω
I
D
-8.0A
-8.0A
IRHNJ597230
200V, P-CHANNEL
4
#

TECHNOLOGY
c
SMD-0.5
International Rectifier’s R5
TM
technology provides
high performance power MOSFETs for space appli-
cations. These devices have been characterized for
Single Event Effects (SEE) with useful performance
up to an LET of 80 (MeV/(mg/cm
2
)). The combination
of low R
DS(on)
and low gate charge reduces the power
losses in switching applications such as DC to DC
converters and motor control. These devices retain
all of the well established advantages of MOSFETs
such as voltage control, fast switching, ease of paral-
leling and temperature stability of electrical param-
eters.
Features:
n
n
n
n
n
n
n
n
n
n
Single Event Effect (SEE) Hardened
Ultra Low R
DS(on)
Low Total Gate Charge
Proton Tolerant
Simple Drive Requirements
Ease of Paralleling
Hermetically Sealed
Surface Mount
Ceramic Package
Light Weight
Absolute Maximum Ratings
Parameter
ID @ VGS = -12V, TC = 25°C
ID @ VGS = -12V, TC = 100°C
IDM
PD @ TC = 25°C
VGS
EAS
IAR
EAR
dv/dt
TJ
T STG
Continuous Drain Current
Continuous Drain Current
Pulsed Drain Current
Max. Power Dissipation
Linear Derating Factor
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction
Storage Temperature Range
Pckg. Mounting Surface Temp.
Weight
-8.0
-5.0
-32
75
0.6
±20
75
-8.0
7.5
-13.7
-55 to 150
Pre-Irradiation
Units
A
W
W/°C
V
mJ
A
mJ
V/ns
o
C
300 ( for 5s )
1.0 ( Typical )
g
For footnotes refer to the last page
www.irf.com
1
10/01/01
IRHNJ597230
Pre-Irradiation
Electrical Characteristics
@ Tj = 25°C (Unless Otherwise Specified)
Parameter
Min
Typ Max Units
0.24
4.0
0.505
-4.0
-10
-25
-100
100
43
21
10
27
35
50
135
V
V/°C
V
S( )
µA
Test Conditions
VGS = 0V, ID = -1.0mA
Reference to 25°C, ID = -1.0mA
VGS = -12V, ID = -5.0A
VDS = VGS, ID = -1.0mA
VDS > -15V, IDS = -5.0A
VDS= -160V ,VGS=0V
VDS = -160V,
VGS = 0V, TJ =125°C
VGS = -20V
VGS = 20V
VGS =-12V, ID = -8.0A
VDS = -100V
VDD = -100V, ID = -8.0A,
VGS =-12V, RG = 7.5Ω,
BVDSS
Drain-to-Source Breakdown Voltage
-200
∆BV
DSS/∆T J Temperature Coefficient of Breakdown —
Voltage
RDS(on)
Static Drain-to-Source On-State
Resistance
VGS(th)
Gate Threshold Voltage
-2.0
gfs
Forward Transconductance
5.4
IDSS
Zero Gate Voltage Drain Current
IGSS
IGSS
Qg
Q gs
Q gd
td
(on)
tr
td
(off)
tf
LS + LD
Gate-to-Source Leakage Forward
Gate-to-Source Leakage Reverse
Total Gate Charge
Gate-to-Source Charge
Gate-to-Drain (‘Miller’) Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Inductance
nA
nC
ns
nH
Measured from the center of
drain pad to center of source pad
VGS = 0V, VDS = -25V
f = 1.0MHz
Ciss
C oss
C rss
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
1344
192
19
pF
Source-Drain Diode Ratings and Characteristics
Parameter
IS
ISM
VSD
t rr
Q RR
ton
Continuous Source Current (Body Diode)
Pulse Source Current (Body Diode)
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
Forward Turn-On Time
Min Typ Max Units
-8.0
-32
-5.5
254
1.68
Test Conditions
A
V
ns
µC
T
j
= 25°C, IS = -8.0A, VGS = 0V
Tj = 25°C, IF =-8.0A, di/dt
-100A/µs
VDD
-50V
Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.
Thermal Resistance
Parameter
RthJC
RthJ-PCB
Junction-to-Case
Junction-to-PC board
Min Typ Max Units
6.9
1.67
°C/W
Test Conditions
soldered to a 2” square copper-clad board
Note: Corresponding Spice and Saber models are available on the G&S Website.
For footnotes refer to the last page
2
www.irf.com
Radiation Characteristics
Pre-Irradiation
IRHNJ597230
International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability.
The hardness assurance program at International Rectifier is comprised of two radiation environments.
Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both
pre- and post-irradiation performance are tested and specified using the same drive circuitry and test
conditions in order to provide a direct comparison.
Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation
➄➅
Parameter
BV
DSS
V
GS(th)
I
GSS
I
GSS
I
DSS
R
DS(on)
R
DS(on)
V
SD
Drain-to-Source Breakdown Voltage
Gate Threshold Voltage
Gate-to-Source Leakage Forward
Gate-to-Source Leakage Reverse
Zero Gate Voltage Drain Current
Static Drain-to-Source
On-State Resistance (TO-3)
Static Drain-to-Source
On-State Resistance (SMD-0.5)
Diode Forward Voltage
100K Rads(Si)
1
Min
Max
-200
-2.0
-4.0
-100
100
-10
0.505
0.505
-5.5
300KRads(Si)
2
Min
Max
-200
-2.0
-5.0
-100
100
-10
0.505
0.505
-5.5
Units
V
nA
µA
V
Test Conditions
V
GS
= 0V, I
D
= -1.0mA
V
GS
= V
DS
, I
D
= -1.0mA
V
GS
=-20V
V
GS
= 20 V
V
DS
=-160V, V
GS
=0V
V
GS
= -12V, I
D
=-5.0A
V
GS
= -12V, I
D
=-5.0A
V
GS
= 0V, IS = -8.0A
1. Part number IRHNJ597230
2. Part number IRHNJ593230
International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for
Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.
Table 2. Single Event Effect Safe Operating Area
Ion
Br
I
Au
LET
(MeV/(mg/cm
2
))
37.3
59.9
82.3
Energy
(MeV)
285
345
357
VDS (V)
Range
(µm)
@VGS=0V @VGS=5V @VGS=10V @VGS=15V @VGS=20V
36.8
- 200
- 200
- 200
- 200
-75
32.7
- 200
- 200
- 200
- 50
28.5
- 200
- 200
- 200
- 35
-250
-200
-150
VDS
Br
-100
I
Au
-50
0
0
5
10
15
20
25
VGS
Fig a.
Single Event Effect, Safe Operating Area
For footnotes refer to the last page
www.irf.com
3
IRHNJ597230
Pre-Irradiation
100
-5.0V
10
-I
D
, Drain-to-Source Current (A)
-I
D
, Drain-to-Source Current (A)

VGS
TOP
-15V
-12V
-10V
-9.0V
-8.0V
-7.0V
-6.0V
BOTTOM -5.0V
100

VGS
-15V
-12V
-10V
-9.0V
-8.0V
-7.0V
-6.0V
BOTTOM -5.0V
TOP
10
-5.0V
1
1
10
20µs PULSE WIDTH

T = 25 C
J
°
100
1
1
20µs PULSE WIDTH

T = 150 C
J
°
10
100
-V
DS
, Drain-to-Source Voltage (V)
-V
DS
, Drain-to-Source Voltage (V)
Fig 1.
Typical Output Characteristics
Fig 2.
Typical Output Characteristics
100
2.5
-I
D
, Drain-to-Source Current (A)
T
J
= 25
°
C

R
DS(on)
, Drain-to-Source On Resistance
(Normalized)
I
D
= -8.0A

2.0
T
J
= 150
°
C

10
1.5
1.0
0.5
1
5
6
7
8
15

V DS = -50V
20µs PULSE WIDTH
9
10
11
0.0
-60 -40 -20
V
GS
= -12V

0
20
40
60
80 100 120 140 160
-V
GS
, Gate-to-Source Voltage (V)
T
J
, Junction Temperature(
°
C)
Fig 3.
Typical Transfer Characteristics
Fig 4.
Normalized On-Resistance
Vs. Temperature
4
www.irf.com
Pre-Irradiation
IRHNJ597230
2000
1600
-V
GS
, Gate-to-Source Voltage (V)

V
GS
= 0V,
f = 1MHz
C
iss
= C
gs
+ C
gd ,
C
ds
SHORTED
C
rss
= C
gd
C
oss
= C
ds
+ C
gd
20
I
D

= -8.0A
16
C, Capacitance (pF)
Ciss


V
DS
=-160V
V
DS
=-100V
V
DS
=-40V
1200
12
800
8
C

oss
400
4
C

rss
0
1
10
100
0
0
10
20

FOR TEST CIRCUIT
SEE FIGURE 13
30
40
50
-V
DS
, Drain-to-Source Voltage (V)
Q
G
, Total Gate Charge (nC)
Fig 5.
Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6.
Typical Gate Charge Vs.
Gate-to-Source Voltage
100
1000
-I
SD
, Reverse Drain Current (A)
-I D, Drain-to-Source Current (A)
100
OPERATION IN THIS AREA
LIMITED BY R DS(on)
10
T
J
= 150
°
C

T
J
= 25
°
C

10
1
1
Tc = 25°C
Tj = 150°C
Single Pulse
0.1
1
10
100
1ms
10ms
0.1
1.0
V
GS
= 0 V

2.0
3.0
4.0
5.0
6.0
-V
SD
,Source-to-Drain Voltage (V)
1000
-V DS , Drain-toSource Voltage (V)
Fig 7.
Typical Source-Drain Diode
Forward Voltage
Fig 8.
Maximum Safe Operating Area
www.irf.com
5

IRHNJ597230SCSPBF Related Products

IRHNJ597230SCSPBF IRHNJ597230SCS
Description Power Field-Effect Transistor, 8A I(D), 200V, 0.505ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD0.5, 3 PIN Power Field-Effect Transistor, 8A I(D), 200V, 0.505ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD0.5, 3 PIN
Is it Rohs certified? conform to incompatible
Maker International Rectifier ( Infineon ) International Rectifier ( Infineon )
package instruction CHIP CARRIER, R-CBCC-N3 CHIP CARRIER, R-CBCC-N3
Contacts 3 3
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Avalanche Energy Efficiency Rating (Eas) 75 mJ 75 mJ
Shell connection DRAIN DRAIN
Configuration SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage 200 V 200 V
Maximum drain current (ID) 8 A 8 A
Maximum drain-source on-resistance 0.505 Ω 0.505 Ω
FET technology METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR
JESD-30 code R-CBCC-N3 R-CBCC-N3
Number of components 1 1
Number of terminals 3 3
Operating mode ENHANCEMENT MODE ENHANCEMENT MODE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
Package shape RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED
Polarity/channel type P-CHANNEL P-CHANNEL
Maximum pulsed drain current (IDM) 32 A 32 A
Certification status Not Qualified Not Qualified
surface mount YES YES
Terminal form NO LEAD NO LEAD
Terminal location BOTTOM BOTTOM
Maximum time at peak reflow temperature 40 NOT SPECIFIED
transistor applications SWITCHING SWITCHING
Transistor component materials SILICON SILICON
Can someone please tell me how to install the cracked version of Windows Embedded CE 6.0?
1. I have installed VS2005 http://download.microsoft.com/download/b/a/6/ba691c56-8833-446c-82fe-cf94b588a622/chs_vs_2005_VSTS_180_Trial.img Visual Studio 2005 registration upgrade can upgrade to the o...
a79571843 Embedded System
Communication failure
[i=s]This post was last edited by cgu on 2020-3-3 14:45[/i]The terminal prompts that the driver has a communication failure. The power supply is 24V5V and the communication line has been checked. The ...
cgu MCU
How does the "host:" appear after executing the command "devs" in the VxWorks command line?
How does the host: after the devs command in VxWorks come out? -> devs drv name 0 /null 1 /tyCo/0 1 /tyCo/1 5 host: 6 /pty/rlogin.S 7 /pty/rlogin.M 8 /vio 3 /tffs0 The original debugged vxWorks all ha...
fuguodong Real-time operating system RTOS
Basic Concepts of Electronics
[b][color=black]1. [/color][/b][color=black][b] Charge: Matter is composed of molecules, and molecules are composed of atoms. Each atom is composed of a positively charged nucleus and a certain number...
程序天使 MCU
Is the 40TPS12A thyristor in this power-on buffer circuit used to switch the resistor?
What is the specific working principle? Why does one of the two power-on buffer circuits use so many filter capacitors, while the other only has one? Aren't the bus voltages the same after rectificati...
西里古1992 Analog electronics
121 FPGA image processing related papers are given away
[[i]This post was last edited by ming1005 on 2010-10-20 23:34[/i]]...
ming1005 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 826  2167  1922  2479  2184  17  44  39  50  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号