EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

PAL16L2JM

Description
OT PLD, 45ns, CDIP20, CERAMIC, DIP-20
CategoryProgrammable logic devices    Programmable logic   
File Size550KB,20 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

PAL16L2JM Overview

OT PLD, 45ns, CDIP20, CERAMIC, DIP-20

PAL16L2JM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTexas Instruments
package instructionDIP, DIP20,.3
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresACTIVE LOW OUTPUT
ArchitecturePAL-TYPE
JESD-30 codeR-GDIP-T20
JESD-609 codee0
length24.51 mm
Dedicated input times16
Number of I/O lines
Number of entries16
Output times2
Number of product terms16
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize16 DEDICATED INPUTS, 0 I/O
Output functionCOMBINATORIAL
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programmable logic typeOT PLD
propagation delay45 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyTTL
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
***About the use of VIRTUALCOPY (there are always errors when debugging under EVC and I can't solve them. Thank you for your advice. I am so anxious!!)***
I am working on a very simple program now. I am a beginner. I use a few buttons to control the on and off of the lights on the FPGA, the environment EVC4, and PB. The problem I am facing now is: I jus...
gaowei821029 Embedded System
Magnetic Components Articles (Continued 2)
I will upload the remaining articles this time, that’s it!...
zbz0529 Test/Measurement
Help with FPGA functional simulation
module top( clk, button , led); input clk,button; output led; reg led; always @(posedge clk) //When clk rises, trigger begin led=~button; end endmodule It can be simulated using timing simulation. The...
常见泽1 FPGA/CPLD
CC2530 Sleep
Hello everyone, I've been debugging the hibernation module of CC2530 recently. The hibernation level is set to PM2, and it wakes up every 6 seconds. When debugging, the program runs normally, and it c...
seanwaye Wireless Connectivity
EEWORLD University Hall----Design and optimization of buck-boost charging chip compatible with USB-PD protocol
Design and optimization of buck-boost charging chip compatible with USB-PD protocol : https://training.eeworld.com.cn/course/5737...
hi5 Power technology
Magnetic Control Bluetooth Headset Hall Switch BN57Y Data Download
Bluetooth headset Hall switch BN57Y data download, hope it can help everyone...
hall控 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1893  174  883  338  483  39  4  18  7  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号