HCS109K/SAMPLE datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> HCS109K/SAMPLE

Preview

HCS109K/SAMPLE: DescriptionJ-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16; Categorylogic logic; File Size225KB，9 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric Compare View All

HCS109K/SAMPLE Overview

J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16

HCS109K/SAMPLE Parametric

Parameter Name	Attribute value
Maker	Harris
package instruction	,
Reach Compliance Code	unknown
series	HC/UH
JESD-30 code	R-CDFP-F16
Load capacitance (CL)	50 pF
Logic integrated circuit type	J-KBAR FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	FLATPACK
propagation delay (tpd)	35 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Terminal form	FLAT
Terminal location	DUAL
Trigger type	POSITIVE EDGE

Preview

Download Datasheet

View All

HCS109K/SAMPLE Related Products

	HCS109K/SAMPLE	5962R9578401V9A	5962R9578401VEC	5962R9578401VXC	HCS109DMSR	HCS109KMSR	HCS109D/SAMPLE
Description	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, DIE-16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16	J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown
series	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH
JESD-30 code	R-CDFP-F16	X-XUUC-N16	R-CDIP-T16	R-CDFP-F16	R-CDIP-T16	R-CDFP-F16	R-CDIP-T16
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP
Number of digits	2	2	2	2	2	2	2
Number of functions	2	2	2	2	2	2	2
Number of terminals	16	16	16	16	16	16	16
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR	UNSPECIFIED	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	UNCASED CHIP	IN-LINE	FLATPACK	IN-LINE	FLATPACK	IN-LINE
propagation delay (tpd)	35 ns	35 ns	35 ns	35 ns	35 ns	35 ns	35 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	YES	NO	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	FLAT	NO LEAD	THROUGH-HOLE	FLAT	THROUGH-HOLE	FLAT	THROUGH-HOLE
Terminal location	DUAL	UPPER	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
JESD-609 code	-	e0	e4	e4	e0	e0	-
Maximum operating temperature	-	125 °C	125 °C	125 °C	125 °C	125 °C	-
Minimum operating temperature	-	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-
Temperature level	-	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-
Terminal surface	-	TIN LEAD	GOLD	GOLD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
total dose	-	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V	200k Rad(Si) V	200k Rad(Si) V	-
Base Number Matches	-	1	1	1	1	1	-

Recommended Resources

Basic structure of multi-channel DA conversion circuit

Laser transmitter and sending circuit

Touch lighting switch circuit three

Homemade high-quality integrated power amplifier 01

Wien bridge oscillator circuit diagram using CMOS devices

HTS thermometer circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components