datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> PI6CV857AX
PDF
Preview

PI6CV857AX

Description
PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 0.240 INCH, PLASTIC, TSSOP-48
Categorylogic    logic   
File Size189KB，10 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PI6CV857AX Overview

PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 0.240 INCH, PLASTIC, TSSOP-48

PI6CV857AX Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts48
Reach Compliance Codecompliant
ECCN codeEAR99
series6C
Input adjustmentDIFFERENTIAL
JESD-30 codeR-PDSO-G48
length12.5 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals48
Actual output times10
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.1 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width6.1 mm
minfmax170 MHz

PI6CV857AX Preview

PI6CV857
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PLL Clock Driver for
2.5V DDR-SDRAM Memory
Product Features
• PLL clock distribution optimized for Double Data Rate
SDRAM applications.
• Distributes one differential clock input pair to ten differential
clock output pairs.
• Inputs (CLK,CLK) and (FBIN,FBIN): SSTL_2
• Input PWRDWN: LVCMOS
• Outputs (Yx, Yx), (FBOUT, FBOUT): SSTL_2
• External feedback pins (FBIN,FBIN) are used to
synchronize the outputs to the clock input.
• Operates at AV
DD
= 2.5V for core circuit and internal PLL,
and V
DDQ
= 2.5V for differential output drivers
• Package: Plastic 48-pin TSSOP (A)
Product Description
PI6CV857 PLL clock device is developed for registered DDR DIMM
applications This PLL Clock Buffer is designed for 2.5 V
DDQ
and 2.5V
AV
DD
operation and differential data input and output levels.
Package options include plastic Thin Shrink Small-Outline Package
(TSSOP).The device is a zero delay buffer that distributes a differ-
ential clock input pair (CLK, CLK) to ten differential pairs of clock
outputs (Y[0:9], Y[0:9]) and one differential pair feedback clock
outputs (FBOUT,FBOUT) . The clock outputs are controlled by the
input clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), the 2.5V
LVCMOS input (PWRDWN) and the Analog Power input (AV
DD
).
When input PWRDWN is low while power is applied, the input
receivers are disabled, the PLL is turned off and the differential clock
outputs are 3-stated. When the AV
DD
is strapped low, the PLL is
turned off and bypassed for test purposes.
When the input frequency falls below a suggested detection fre-
quency that is below the operating frequency of the PLL, the device
will enter a low power mode. An input frequency detection circuit will
detect the low frequency condition and perform the same low power
features as when the PWRDWN input is low.
The PLL in the PI6CV857 clock driver uses input clocks (CLK, CLK)
and feedback clocks (FBIN,FBIN) to provide high-performance, low-
skew, low-jitter output differential clocks (Y[0:9], Y[0:9]). PI6CV857
is also able to track Spread Spectrum Clocking for reduced EMI.
Block Diagram/Pin Configuration
Y0
Y0
Y1
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
Y9
Y9
FBOUT
FBOUT
CLK
CLK
FBIN
FBIN
PLL
PWRDWN
AVDD
Powerdown
and Test
Logic
GND
Y0
Y0
VD D Q
Y1
Y1
GND
GND
Y2
Y2
VD D Q
VD D Q
CLK
CLK
VD D Q
AV D D
AG N D
GND
Y3
Y3
VD D Q
Y4
Y4
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48-Pin
A
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
GND
Y5
Y5
VD D Q
Y6
Y6
GND
GND
Y7
Y7
VD D Q
P W R DW N
FBIN
FBIN
VD D Q
FBOUT
FBOUT
GND
Y8
Y8
VD D Q
Y9
Y9
GND
1
PS8464D
02/21/03
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV857
PLL Clock Driver
for 2.5V DDR-SDRAM Memory
Pinout Table
Pin Name
CLK
CLK
Yx
Yx
FBOUT
FBOUT
FBIN
FBIN
Pin No.
13
14
3,5,10,20,22,27,29,39,44,46
2,6,9,19,23,26,30,40,43,47
32
33
36
35
I
PWRDWN
37
O
I/O Type
I
Reference Clock input
Clock outputs.
Complement Clock outputs.
Feedback output, and Complement Feedback Output
Feedback output, and Complement Feedback Output
Power down and output disable for all Yx and Yx outputs. When PWRDWN = 0,
the part is powered down and the differential clock outputs are disabled to a
3- state. When PWRDWN = 1, all differential clock outputs are enabled and run at
the same frequency as CLK.
Power Supply for I/O.
Power
Analog /core power supply. AV
DD
can be used to bypass the PLL for testing
purposes. When AV
DD
is strapped to ground, PLL is bypassed and CLK is
buffered directly to the device outputs.
Analog/core ground. Provides the ground reference for the analog/core circuitry
Ground
De s cription
V
DDQ
AV
DD
AGND
GND
4,11,12,15,21,28,34,38,45
16
17
1,7,8,18,24,25,31,41,42,48
Ground
Function Table
Inputs
AV
DD
GND
GND
X
X
2.5V(nom)
2.5V(nom)
2.5V(nom)
PWRDWN
H
H
L
L
H
H
X
CLK
L
H
L
H
L
H
CLK
H
L
H
L
H
L
Y
L
H
Z
Z
L
H
Z
Y
H
L
Z
Z
H
L
Z
Outputs
FBOUT
L
H
Z
Z
L
H
Z
FBOUT
H
L
Z
Z
H
L
Z
Bypassed/off
Bypassed/off
off
off
on
on
off
PLL State
<20 MHz
(1)
Notes:
For testing and power saving purposes, PI6CV857 will power down if the frequency of the reference inputs CLK, CLK is well
below the operating frequency range. The maximum power down clock frequency is below 20 MHz. For example, PI6CV857 will be
powered down when the CLK,CLK stop running.
Z = High impedance
X = Don’t care
2
PS8464D
02/21/03
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV857
PLL Clock Driver
for 2.5V DDR-SDRAM Memory
Absolute Maximum Ratings
(Over operating free-air temperature range)
Symbol
V
DDQ
, AV
DD
V
I
V
O
Tstg
Parame te r
I/O supply voltage range and analog/core supply voltage range
Input voltage range
Output voltage range
Storage temperature
M in.
– 0.5
– 0.5
– 0.5
– 65
V
DDQ
+0.5
150
M a x.
3.6
V
Units
o
C
Note:
Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
Timing Requirements
(Over recommended operating free-air temperature)
Symbol
De s cription
Operating clock frequency
(1,2)
Application clock frequency
Input clock duty cycle
PLL stabilization time after powerup
(3)
AV
DD
, V
DDQ
= 2.5V ±0.2V
M in.
60
95
40
M a x.
170
170
60
10 0
Units
f
CK
t
DC
t
STAB
MHz
%
µs
Notes:
1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to
meet the other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.
3
PS8464D
02/21/03
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV857
PLL Clock Driver
for 2.5V DDR-SDRAM Memory
DC Specifications
Recommended Operating Conditions
Symbol
AV
DD
V
DDQ
V
IL
V
IH
V
OH
V
OL
V
IX
V
OX
V
IN
V
ID
V
OD
T
A
Analog/core supply voltage
Output supply voltage
Low- level input voltage for PWRDWN pin
High- level input voltage for PWRDWN pin
High- level output voltage
Low- level output voltage
Input differential- pair crossing voltage
Output differential- pair crossing voltage at the DRAM clock input
Input voltage level
Input differential voltage between CK and CK
Output differential voltage between Y[n] and Y[n] and FBOUT
and FBOUT
Operating free air temperature
Parame te r
M in.
2.3
2.3
–0.3
1.7
1.8
0
(V
DDQ
/2) –0.2
(V
DDQ
/2) –0.2
–0.3
0.36
0.70
0
Nom.
2.5
2.5
M ax.
2.7
2.7
0.7
V
DDQ
+0.3
V
DDQ
0.5
(V
DDQ
/2) +0.2
(V
DDQ
/2) +0.2
V
DDQ
+0.3
V
DDQ
+0.6
V
DDQ
+0.6
70
°C
V
Units
4
PS8464D
02/21/03
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV857
PLL Clock Driver
for 2.5V DDR-SDRAM Memory
Electrical Characteristics
Parame te r
V
IK
V
OH
All inputs
High output voltage
Te s t Conditions
I
I
= –18mA
I
OH
= –100µA
I
OH
= –14mA
I
OL
= 100µA
I
OL
= 14mA
V
I
= V
DDQ
or GND
V
I
= V
DDQ
or GND
V
DD
= 2.7V
(1)
CK & CK <20 MHz or
PWRDWN = Low
(2)
V
DD
= 2.7V
(1)
CK & CK <20 MHz or
PWRDWN = Low
(2)
V
I
= V
DD
or GND
2.5V
2.0
2.7V
A
VDD
, V
DDQ
2.3V
2.3V to 2.7V
2.3V
2.3V to 2.7V
2.3V
V
DDQ
–0.1
1.7
0.1
0.6
±10
300
100
12
100
µA
mA
µA
mA
µA
V
M in.
Typ.
M a x.
–1.2
Units
V
OL
I
I
Low output voltage
CK, FBIN
PWRDWN
I
DDQ
Dynamic supply current of V
DDQ
Static supply current
Dynamic supply current of AV
DD
I
ADD
Static supply current
CK and CK
FBIN and FBIN
C
I
3.0
pF
Notes:
1. Driving 9 or 18 DDR SDRAM memory chips with 120-ohm termination resistor for each clock output pair at 134 MHz.
2. The maximum power down clock frequency is below 20 MHz.
5
PS8464D
02/21/03
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Water full alarm circuit 2

Luminous music circuit

High voltage EL lamp driver sp44003 circuit diagram

Battery pen with voltage display

NJU7662 application circuit diagram d

Photoelectric amplifier circuit for Kxz-213 CNC iron bed

A 700-line Jpeg image decompression source code
A 700-line source code for decompressing a JPEG image－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－－ jpeg2code.exe Prints print.jpg in the current directory to print.txt jpeg2code.cpp Source code of jpeg2code.ex...
ap9805411 MCU
【Embedded Flash】 Altera MAX 10 FPGA Entry Training--EEWORLD University
Altera MAX 10 Embedded Flash FPGA Introductory Training : https://training.eeworld.com.cn/course/605MAX 10 was dubbed as the "next generation non-volatile FPGA" as early as its definition. Altera inte...
chenyy FPGA/CPLD
fet download problem
Recently, I used 430FET and it suddenly had a problem when downloading: after downloading the last program without any action, it could not download the second time, but the chip was still working, bu...
killer302vs Microcontroller MCU
【EEWORLD】 Firetruck and you learn ARM series activities 2
[size=10pt][size=6][align=left][size=10pt][b]Review of the previous issue: [/b][/size][/align][align=left][size=2][/size][/align][align=left][size=2] [EEWORLD] Fire truck and you learn ARM series of a...
救火车 MCU
Does anyone have a PID control program?
Please help me, I am working on PID control recently, and I wrote it in C language which is not accurate. I would like to ask experts to give me some advice, preferably one that explains it clearly. M...
wzh320 MCU
Send a small software for LCD Chinese character display
[i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] As long as you input Chinese characters, you can get the corresponding dot matrix data. Chinese characters can also be changed...
dabenlu803 Electronics Design Contest
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. ATS-07C-84-C1-R0
  2. 5P49V5901A075NI8
  3. BU-61864G3-732
  4. HVC5020K2294BGFP
  5. CCP-47DXC-S
  6. SBT40100VCT_16
  7. GUS-TSCBLF-03-3201-DG
  8. RUC-205245-3240-KL
  9. 3.0SMCJ5.0
  10. BZX84C20-AU_R1_000A1
  11. A2010WVA-F-3P-YL
  12. CC6112TO

Popular Articles

  1. TI introduces sensorless field-oriented control trapezoidal control BLDC motor drive without programming
  2. Intel talks about acquiring GlobalFoundries again; Samsung's foldable phone pre-sales exceed S21
  3. Microsoft leaves a special channel to install Windows 11 using an image on unsupported hardware
  4. Xiaomi: Yang Qian becomes spokesperson for Xiaomi Civi
  5. Reno7 New Year Edition will be on sale
  6. Apple M3 upgrade: TSMC's 3nm process impacts the X86 camp
  7. SinoVino: The company's under-screen camera technology has delivered two generations of products to end customers
  8. Taisil Micro strengthens R&D to fill the gap in China's high-end MCU chips
  9. Detailed explanation of the ground wire problem of the oscilloscope
  10. 25.52 million, Honhao Semiconductor won a state-owned industrial land in Foshan Nanhai Electronic Information Industrial Park

Technical ResourceMore

  1. Research and application of semiconductor integrated circuit device production wastewater treatment technology
  2. LCD1602 Data
  3. Development of a new type of compensation circuit for low power switching power supply
  4. Six Thousand Tips on Computer Repair
  5. Specifications for the use of standard and medium-length digital projection
  6. Research on LED light source in tunnel lighting
  7. Program for ds18b20 to display on lcd1602
  8. Bird Brother LINUX Tutorial
  9. Gate circuit logic function test and combination
  10. Performance Analysis of a Novel Patterned SOI LDMOS Structure

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2091  1926  1701  933  346  43  39  35  19  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号