EEWORLDEEWORLDEEWORLD

Part Number

Search

RN5003(TE12L)

Description
TRANSISTOR 2000 mA, NPN, Si, SMALL SIGNAL TRANSISTOR, PW-MINI, 2-5K1A, SC-62, 3 PIN, BIP General Purpose Small Signal
CategoryDiscrete semiconductor    The transistor   
File Size79KB,2 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

RN5003(TE12L) Overview

TRANSISTOR 2000 mA, NPN, Si, SMALL SIGNAL TRANSISTOR, PW-MINI, 2-5K1A, SC-62, 3 PIN, BIP General Purpose Small Signal

RN5003(TE12L) Parametric

Parameter NameAttribute value
MakerToshiba Semiconductor
Parts packaging codeSC-62
package instructionSMALL OUTLINE, R-PSSO-F3
Contacts3
Reach Compliance Codeunknown
Other featuresBUILT-IN BIAS RESISTOR
Shell connectionCOLLECTOR
Maximum collector current (IC)2 A
ConfigurationSINGLE WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)30
JESD-30 codeR-PSSO-F3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Polarity/channel typeNPN
Certification statusNot Qualified
surface mountYES
Terminal formFLAT
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)120 MHz

RN5003(TE12L) Related Products

RN5003(TE12L) RN5003(TE12R)
Description TRANSISTOR 2000 mA, NPN, Si, SMALL SIGNAL TRANSISTOR, PW-MINI, 2-5K1A, SC-62, 3 PIN, BIP General Purpose Small Signal TRANSISTOR 2000 mA, NPN, Si, SMALL SIGNAL TRANSISTOR, PW-MINI, 2-5K1A, SC-62, 3 PIN, BIP General Purpose Small Signal
Maker Toshiba Semiconductor Toshiba Semiconductor
Parts packaging code SC-62 SC-62
package instruction SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3
Contacts 3 3
Reach Compliance Code unknown unknown
Other features BUILT-IN BIAS RESISTOR BUILT-IN BIAS RESISTOR
Shell connection COLLECTOR COLLECTOR
Maximum collector current (IC) 2 A 2 A
Configuration SINGLE WITH BUILT-IN RESISTOR SINGLE WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE) 30 30
JESD-30 code R-PSSO-F3 R-PSSO-F3
Number of components 1 1
Number of terminals 3 3
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
Polarity/channel type NPN NPN
Certification status Not Qualified Not Qualified
surface mount YES YES
Terminal form FLAT FLAT
Terminal location SINGLE SINGLE
transistor applications SWITCHING SWITCHING
Transistor component materials SILICON SILICON
Nominal transition frequency (fT) 120 MHz 120 MHz
[Video Sharing] BeagleBone Black Development Board Overview
BeagleBone Black development board parameters preview. Better, stronger, cheaper... What will you develop with it? [media=x,500,375]http://v.youku.com/v_show/id_XNTUzNzI5NDI0.html[/media]...
德州仪器_视频 DSP and ARM Processors
I have some experience with the problems I encountered when writing a matrix keyboard, but there are still some things I don’t understand. I would like to ask for help from an expert.
At the beginning, no matter how we wrote, there were problems with PD0 and PD1. Later we found out that PD0 and PB6 are connected together, and PD1 and PB7 are connected together. We used PB6 and PB7 ...
Laplacetwo Microcontroller MCU
AD10 cannot import Auto CAD files, how to solve it
When importing Auto CAD files, the file suffix shown in the picture below appears, and there is only this one. Please tell me how to set it so that I can import Auto CAD files. Thank you!...
Ashley_Zhai PCB Design
WINCE automatically runs application program when booting
Problem with automatic application running on WINCE startup I tried to make my application (MyApp.exe) automatically run on startup according to the following method, but it was unsuccessful. After st...
happywar Embedded System
Remote system upgrade
[b][font=楷体,楷体_GB2312][size=5]When updating the FPGA remotely via the network port, what file format should be written to the EPCs? [/size][/font][/b]...
hzwhg001 FPGA/CPLD
Please explain the meaning of the third sentence below
[size=5]Datain: in std_logic; signal Data_Buf: std_logic_vector(15 downto 0); Data_Buf <= Data_Buf(Data_Buf'high - 1 downto 0) & Datain; I don't understand vhdl language, please help me explain the ab...
kready FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2569  2263  2062  816  2257  52  46  42  17  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号