EEWORLDEEWORLDEEWORLD

Part Number

Search

PI6C2405-1L

Description
PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8
Categorylogic    logic   
File Size543KB,9 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric Compare View All

PI6C2405-1L Overview

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8

PI6C2405-1L Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging codeSOIC
package instructionTSSOP, TSSOP8,.25
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
series6C
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.4 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.008 A
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times5
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3 mm
minfmax133 MHz
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C2405/PI6C2409
Zero-Delay Clock Buffer
Product Features
Maximum rated frequency: 133 MHz
Low cycle-to-cycle jitter
Input to output delay, less than 200ps
Internal feedback allows outputs to be synchronized
to the clock input
5V tolerant input*
Operates at 3.3V V
DD
Space-saving Packages:
150-mil SOIC (W)
173-mil TSSOP (L)
* CLKIN must reference the same voltage thresholds for the
PLL to deliver zero delay skewing
Functional Description
The PI6C240x is a PLL based, zero-delay buffer, with the ability
to distribute five outputs on PI6C2405, nine outputs on PI6C2409 of
up to 133MHz at 3.3V. All the outputs are distributed from a single
clock input CLKIN and output OUT0 performs zero delay by con-
necting a feedback to PLL.
PI6C2409 has two banks of four outputs that can be controlled by
the selection inputs, SEL1 & SEL2. It also has a powersparing feature:
when input SEL1 is 0 and SEL2 is 1, PLL is turned off and all
outputs are referenced from CLKIN. PI6C2405 is an 8-pin version
of PI6C2409 without selection inputs. PI6C240X is available in
high drive and industrial environment versions.
An internal feedback on OUT0 is used to synchronize the outputs
to the input; the relationship between loading of this signal
and the outputs determines the input-output delay.
PI6C240X are characterized for both commercial and industrial
operation
Block Diagram: PI6C2409
OUT0
CLKIN
PLL
MUX
OUTA1
OUTA2
OUTA3
SEL1
SEL2
Decode
Logic
OUTA4
OUTB1
OUTB2
PI6C2409 (-1, -1H)
OUTB3
OUTB4
Pin Configuration PI6C2409
CLKIN
OUTA1
OUTA2
VDD
GND
OUTB1
OUTB2
SEL2
16
1
15
2
14
3
16-Pin
13
4
5
W, L
12
11
6
10
7
9
8
OUT0
OUTA4
OUTA3
VDD
GND
OUTB4
OUTB3
SEL1
Pin Configuration: PI6C2405
CLKIN
OUT2
1
2
3
4
8
Block Diagram: PI6C2405
OUT0
OUT4
V
DD
OUT3
CLKIN
PLL
OUT0
OUT1
OUT2
OUT3
OUT1
GND
8-Pin
W, L
7
6
5
PI6C2405(–1, –1H)
OUT4
1
PSXXXX
12/05/01

PI6C2405-1L Related Products

PI6C2405-1L PI6C2409-1WI PI6C2405-1HW PI6C2405-1HWI PI6C2405-1LI PI6C2409-1L PI6C2405-1HL
Description PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8 PLL Based Clock Driver, 6C Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SOIC-16 PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, SOIC-8 PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, SOIC-8 PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8 PLL Based Clock Driver, 6C Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, TSSOP-16 PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated) Pericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging code SOIC SOIC SOIC SOIC SOIC TSSOP SOIC
package instruction TSSOP, TSSOP8,.25 SOP, SOP16,.25 SOP, SOP8,.25 SOP, SOP8,.25 TSSOP, TSSOP8,.25 TSSOP-16 TSSOP, TSSOP8,.25
Contacts 8 16 8 8 8 16 8
Reach Compliance Code compliant unknown compliant compliant compliant unknown compli
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
series 6C 6C 6C 6C 6C 6C 6C
Input adjustment STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G16 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G16 R-PDSO-G8
JESD-609 code e0 e0 e0 e0 e0 e0 e0
length 4.4 mm 9.9 mm 4.9 mm 4.9 mm 4.4 mm 5 mm 4.4 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.008 A 0.008 A 0.012 A 0.012 A 0.008 A 0.008 A 0.012 A
Number of functions 1 1 1 1 1 1 1
Number of terminals 8 16 8 8 8 16 8
Actual output times 5 9 5 5 5 9 5
Maximum operating temperature 70 °C 85 °C 70 °C 85 °C 85 °C 70 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SOP SOP SOP TSSOP TSSOP TSSOP
Encapsulate equivalent code TSSOP8,.25 SOP16,.25 SOP8,.25 SOP8,.25 TSSOP8,.25 TSSOP16,.25 TSSOP8,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED 240 240 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.2 ns 0.25 ns 0.2 ns 0.2 ns 0.2 ns 0.25 ns 0.2 ns
Maximum seat height 1.2 mm 1.75 mm 1.75 mm 1.75 mm 1.2 mm 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 1.27 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED 30 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3 mm 3.9 mm 3.9 mm 3.9 mm 3 mm 4.4 mm 3 mm
minfmax 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz
Problems with installing GRACE in CCS V6.0
When installing GRACE in CCS V6.0, the following error occurs: can't read "componentname(JRE)".no such element in array. How to solve this problem?...
sunny88671 Microcontroller MCU
Help!!! Circuit Analysis
Why can't the voltage regulator function be achieved when the load is small in this voltage regulator simulation? ? Can you explain it in detail? ? I'd be very grateful!! [[i] This post was last edite...
peng136 Analog electronics
FPGA learning - matrix keyboard digital tube display
Control a single digital tube to display the key value of a button. In the design, the VHDL hardware description language is used to implement the keyboard interface design on the FPGA chip and the si...
hu07020506 FPGA/CPLD
Fighting Together with me in July!
2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour. In the hot summer, maybe you are staying in the air-conditioned room every ...
EEWORLD社区 Suggestions & Announcements
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD
When the SD card is in SPI mode, how does the host recognize whether there is a card? ? ?
I'm working on something related to SD card recently. After AVR is powered on, which pin's information is read to determine whether there is SD card? ? ?...
loolen Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1916  1181  524  2073  1893  39  24  11  42  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号