BS-C316RW datasheet, PDF - EEWORLD Datasheet

BS-C316RW: DescriptionSmart/Normal 7 Seg Numeric LED Display, Super Red, 7.62mm,; CategoryLED optoelectronic/LED photoelectric; File Size513KB，2 Pages; ManufacturerBRIGHT; Websitehttp://www.brightled.co.kr/

Download Datasheet Parametric View All

BS-C316RW Overview

Smart/Normal 7 Seg Numeric LED Display, Super Red, 7.62mm,

Parameter Name	Attribute value
Maker	BRIGHT
Reach Compliance Code	unknown
color	SUPER RED
Configuration	COMMON CATHODE, 1 DIGIT WITH DECIMAL POINT
Display height	7.62 mm
Maximum forward current	0.02 A
Number of functions	1
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Optoelectronic device types	SMART/NORMAL 7 SEG NUMERIC LED DISPLAY

Design and implementation of FM function in handheld devices: This article introduces how to implement FM radio function in embedded systems, focusing on the working principle, hardware and software design and key points of FM chip TEA5760, and gives the test re...; Jacktang Wireless Connectivity

TI mmWave Radar China Tour: [i=s]This post was last edited by qwqwqw2088 on 2019-4-18 19:41[/i] [table=537] [tr][td][align=left][size=4]Texas Instruments (TI) is bringing unprecedented precision and intelligence to a wide range ...; qwqwqw2088 Analogue and Mixed Signal

Yesterday's heavy snow came very strangely~~~~: I thought autumn had not yet passed, and I could enjoy the red leaves of Xiangshan and the background of autumn leaving bit by bit. But yesterday, my dream was broken. I happened to go to Tsinghua Uni...; soso Talking

Looking for a LCD12864 routine written in Verilog: I want a LCD12864 routine written in Verilog. Thanks a lot~...; tiangewen@fpga FPGA/CPLD

IoT Development Board Match Series 4 - Hexiwear Develops Mbed: [size=3]1. Hexiwear comes with a built-in firmware that can collect and upload data from various sensors and enable Bluetooth status, including acceleration, angle, number of steps, heart rate, temper...; fyaocn RF/Wirelessly

Problems with ROCKET IO emulation: I created a ROCKET IO IP core according to Xilinx's GTP document. When I added the generated file into ISE simulation as instructed in the document , I found that the data of rxdata was U, indicating ...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components