EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATHA22.579/16.384

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050TATHA22.579/16.384 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATHA22.579/16.384 Parametric

Parameter NameAttribute value
package instructionDIP,
Reach Compliance Codecompli
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Where can I download the msp430F5529 code for the ADS1x9xECG-FE Demonstration Kit on the TI official website?
Where can I download the msp430F5529 code for the ADS1x9xECG-FE Demonstration Kit on the TI official website?...
fish001 Microcontroller MCU
Yatli AT32F421 Review Summary
Event details: https://bbs.eeworld.com.cn/elecplay/content/167Evaluation report summary: @Albert.G [Atria Development Board AT32F421 Review] - Unboxing Review [Review of Arteli Development Board AT32F...
okhxyyo Domestic Chip Exchange
(91program) I don't have 100 points anymore, I need help from 91 program, there is a problem with the PDA development, any expert passing by must help me
When I was making a broadcast program, (the receiving end was ready to respond) I sent it with the PC2003 simulator under EVC, and checked it with the packet capture tool. The sent and received data w...
17584681 Embedded System
2410 usb host hardware debugging
I recently started debugging the underlying USB host. I looked at the 2410 manual and found that there was no specific introduction to the registers in this area. I checked online and found that Linux...
william_lyl Embedded System
Questions about QUARTUS II simulation...
How do I increase or decrease the time of 0ps, 10ns, 20ns on the waveform bar? Sometimes I need to draw the waveform myself, but I can’t find the button to draw the high and low levels myself, or ther...
清风403 FPGA/CPLD
Questions about wireless reception
Dear experts, I am using a super regenerative wireless transceiver module. I define 0 as a pulse width of 200us and 1 as a pulse width of 400us, and the high and low levels are sent alternately. The r...
24432972 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2689  1094  1411  2744  1008  55  23  29  56  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号