MITSUMI
IC for CMOS System Reset PST4XXAXXXN
IC for CMOS System Reset
Monolithic IC PST4XXAXXXN Series
Outline
This is a system reset IC developed using the CMOS process. The CMOS process allows ultra-low current
consumption of 1.5µA(typ.). Further, a fixed delay timer is built in, so that supply voltage is verified when the
power is turned on or interrupted to reset the system accurately.
Features
1. Detection voltage accuracy
±1.5% (25ºC, V
DD
= V
DET
+ 0.1)
2. Low current consumption
SOT-23 : 1.5µA
3. No external capacitor for delay timer required
Built-in delay timer
SOT-23 : 50/100/200/240/400ms
4. Enhanced rank lineup available for detection voltage, package, output configuration and delay timer.
5. Operating temperature range supporting automotive devices -40 ~ +105ºC.
Package
SOT-23A
Applications
1. Reset circuits for microcomputers, CPUs and MPUs
2. Reset circuits for logic circuits
3. Battery voltage check circuits
4. Back-up power supply switching circuits
5. Level detection circuits
6. Mechanical reset circuits
Pin Assignment
3
1
2
3
1
2
GND
V
OUT
V
DD
SOT-23A
MITSUMI
IC for CMOS System Reset PST4XXAXXXN
Absolute Maximum Ratings
Item
Operating Temperature
Storage Temperature
Supply Voltage
Output Voltage
Output Current
Power Dissipation
(Ta=25°C)
Symbol
T
OPR
T
STG
V
DD
max.
V
OUT
I
OUT
P
D
Rating
-40~+105
-65~+160
6.5
GND-0.3~VDD max.+0.3(CMOS Type)
GND-0.3~6.5(N-ch Open Drain Type)
20
150
Unit
°C
°C
V
V
mA
mW
Recommended Operating Conditions
Item
Operating Temperature
Symbol
T
OPR
Rating
-40~+105
Unit
°C
MITSUMI
IC for CMOS System Reset PST4XXAXXXN
Electrical Characteristics
Item
V
DD
Range
Detecting Voltage
Detecting Voltage Temp. Coefficient
Supply Current
(Unless otherwise specified, Ta=25°C)
Symbol
V
DD
V
DET
V
DET
/ T
I
SS
PST4
PST4
PST4
V
OH
PST4
PST4
PST4
PST4
Test Conditions
Test Circuit 1
Test Circuit 1
-40˚C<T
OPR
<105˚C Test Circuit1
=
=
V
DD
=V
DET
+0.1 Test Circuit 2
160N ~
230N
240N ~
350N
360N ~
480N
160N ~
350N
360N ~
480N
160N ~
230N
240N ~
350N
360N ~
480N
160N ~
350N
360N ~
480N
V
DD
=V
DET
-0.1V
I
OUT
=150µA
V
DD
=V
DET
-0.1V
I
OUT
=500µA
V
DD
=V
DET
-0.1V
I
OUT
=800µA
V
DD
=V
DET
+0.1V
I
OUT
=1.2mA
V
DD
=V
DET
+0.1V
I
OUT
=3.2mA
V
DD
=V
DET
+0.1V
I
OUT
=150µA
V
DD
=V
DET
+0.1V
I
OUT
=500µA
V
DD
=V
DET
+0.1V
I
OUT
=800µA
V
DD
=V
DET
-0.1V
I
OUT
=1.2mA
V
DD
=V
DET
-0.1V
I
OUT
=3.2mA
Min. Typ. Max. Unit
1.0
-1.5%
1.6V~4.8V
(0.1V STEP)
±30
1.5
3.5
6.0
+1.5%
V
V
ppm/˚C
µA
"H" Out put Voltage
(PST41
A /42
A)
0.8V
DD
V
Test Circuit 6
PST4
V
OL
PST4
PST4
PST4
PST4
"H" Out put Voltage
(PST43
A /44
A)
PST4
V
OH
PST4
PST4
PST4
PST4
"L" Out put Voltage
(PST43
A /44
A)
PST4
V
OL
PST4
PST4
0.3
V
"L" Out put Voltage
(PST41
A /42
A)
0.4
V
Test Circuit 7
0.8V
DD
V
Test Circuit 6
0.3
V
0.4
35
70
50
100
200
240
400
20
0.1
65
130
260
310
520
V
Test Circuit 7
Reset Active Timeout Period
T
DEL
Test Circuit 8
140
170
280
ms
V
DD
to Reset Delay
Output Leakage Current
(PST42
A /44
A)
T
DET
I
LEAK
Test Circuit 8
Test Circuit 5
µs
µA
Note 1: This device is tested at only normal temperature. Over temperature limit guaranteed by desigh only.
Note 2: This device has no Hysteresis Voltage.
Energy Infrastructure?
京公网安备 11010802033920号
EEWORLD
