datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> HCTS299D/SAMPLE
PDF
Preview

HCTS299D/SAMPLE

Description
HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20
Categorylogic    logic   
File Size291KB，12 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

HCTS299D/SAMPLE Overview

HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20

HCTS299D/SAMPLE Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP,
Contacts20
Reach Compliance Codeunknown
Counting directionBIDIRECTIONAL
seriesHCT
JESD-30 codeR-CDIP-T20
Logic integrated circuit typePARALLEL IN PARALLEL OUT
Number of digits8
Number of functions1
Number of terminals20
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)34 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width7.62 mm

HCTS299D/SAMPLE Preview

TM
HCTS299MS
Radiation Hardened
8-Bit Universal Shift Register; Three-State
Pinouts
20 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T20
TOP VIEW
S0
OE1
OE2
I/O6
I/O4
I/O2
I/O0
Q0
MR
1
2
3
4
5
6
7
8
9
20 VCC
19 S1
18 DS7
17 Q7
16 I/O7
15 I/O5
14 I/O3
13 I/O1
12 CP
11 DS0
August 1995
Features
•
•
•
•
•
•
•
•
•
•
•
•
3 Micron Radiation Hardened CMOS SOS
Total Dose 200K RAD (Si)
SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/
Bit-Day (Typ)
Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
Latch-Up Free Under Any Conditions
Fanout (Over Temperature Range)
-Bus Driver Outputs: 15 LSTTL Loads
Military Temperature Range: -55
o
C to +125
o
C
Significant Power Reduction Compared to LSTTL ICs
DC Operating Voltage Range: 4.5V to 5.5V
LSTTL Input Compatibility
-VIL = 0.8V Max
-VIH = VCC/2 Min
Input Current Levels Ii
≤
5µA at VOL, VOH
GND 10
•
Description
The Intersil HCTS299MS is a Radiation Hardened 8-bit shift/
storage register with three-state bus interface capability. The
register has four synchronous operating modes controlled by
the two select inputs (S0, S1). The mode select, the serial
data (DS0, DS7) and the parallel data (IO0 - IO7) respond
only to the low to high transition of the clock (CP) pulse. S0,
S1 and the data inputs must be one set up time period prior
to the clocks positive transition. The master reset (MR) is an
asynchronous active low input.
The HCTS299MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family
with TTL input compatibility.
S0
OE1
OE2
I/O6
I/O4
I/O2
I/O0
Q0
MR
GND
20 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F20
TOP VIEW
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
S1
DS7
Q7
I/O7
I/O5
I/O3
I/O1
CP
DS0
Ordering Information
PART NUMBER
HCTS299DMSR
HCTS299KMSR
HCTS299D/Sample
HCTS299K/Sample
HCTS299HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
20 Lead SBDIP
20 Lead Ceramic Flatpack
20 Lead SBDIP
20 Lead Ceramic Flatpack
Die
DB NA
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
624
Spec Number
518640
FN3069.1
HCTS299MS
Functional Block Diagram
S1
20
19
DS7
18
STANDARD
OUTPUT
Q7
17
BUS LINE OUTPUTS
I/O7
16
I/O5
15
I/O3
14
I/O1
13
CP
12
DS0
11
VCC
OE
OE
OE
OE
OE
OE
OE
OE
D7
CL
CL
Q
D
R
Q7
S1
S1
S0
Q
D
D5
CL
R
Q5
CL
Q
D
D3
CL
R
Q3
CL
Q
D
D1
CL
R
Q1
MODE
SELECT
LOGIC
CL
CL
CL
S0
OE
Q6
Q4
Q2
Q0
OE
CL
CL
D6
R
D
Q
CL
CL
D4
R
D
Q
CL
CL
D2
R
D
Q
CL
CL
D0
R
D
Q
OE
OE
OE
OE
OE
OE
OE
OE
GND
1
S0
2
OE1
3
OE2
4
I/O6
5
I/O4
6
I/O2
7
I/O0
8
9
10
BUS LINE OUTPUTS
Q0
MR
STANDARD
OUTPUT
Spec Number
625
518640
HCTS299MS
TRUTH TABLE
Register Operating Modes
INPUTS
FUNCTION
Reset (Clear)
Shift Right
MR
L
H
H
Shift Left
H
H
Hold (Do Nothing)
Parallel Load
H
H
H
CP
X
S0
X
h
h
l
l
l
h
h
S1
X
l
l
h
h
l
h
h
DS0
X
l
h
X
X
X
X
X
DS7
X
X
X
l
h
X
X
X
I/On
X
X
X
X
X
X
l
h
Q0
L
L
H
q1
q1
q0
L
H
REGISTER OUTPUTS
Q1
L
q0
q0
q2
q2
q1
L
H
...
...
...
...
...
...
...
...
...
Q6
L
q5
q5
q7
q7
q6
L
H
Q7
L
q6
Q6
L
H
q7
L
H
TRUTH TABLE
Three-State I/O Port Operating Mode
INPUTS
FUNCTION
Read Register
OE1
L
L
L
L
Load Register
Disable I/O
X
H
X
OE2
L
L
L
L
X
X
H
S0
L
L
X
X
H
X
X
S1
X
X
L
L
H
X
X
Qn (REGISTER)
L
H
L
H
Qn = I/On
X
X
INPUTS/OUTPUTS
I/O0 . . . I/O7
L
H
L
H
I/On = Inputs
Z
Z
H = HighVoltage Level
L = Low Voltage Level
X = Immaterial
Z = Output in High Impedance State
h = Input Voltage High One Setup Time Prior Clock Transition
l = Input voltage Low One Setup Time Prior Clock Transition
= Low-to-High Clock Transition
qn = Lower Case Letter Indicates the State of the Referenced Output One Setup Time Prior Clock Transition
Spec Number
626
518640
Specifications HCTS299MS
Absolute Maximum Ratings
Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7.0V
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VCC +0.5V
DC Input Current, Any One Input
. . . . . . . . . . . . . . . . . . . . . . . . ±10mA
DC Drain Current, Any One Output.
. . . . . . . . . . . . . . . . . . . . . . ±25mA
(All Voltage Reference to the VSS Terminal)
Storage Temperature Range (TSTG). . . . . . . . . . . -65
o
C to +150
o
C
Lead Temperature (Soldering 10sec). . . . . . . . . . . . . . . . . . +265
o
C
Junction Temperature (TJ) . . . . . . . . . . . . . . . . . . . . . . . . . . +175
o
C
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Reliability Information
Thermal Resistance
θ
JA
θ
JC
SBDIP Package. . . . . . . . . . . . . . . . . . . .
72
o
C/W
24
o
C/W
Ceramic Flatpack Package . . . . . . . . . . . 107
o
C/W
28
o
C/W
o
Maximum Package Power Dissipation at +125 C Ambient
SBDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.69W
Ceramic Flatpack Package . . . . . . . . . . . . . . . . . . . . . . . . . 0.47W
If device power exceeds package dissipation capability, provide
heat sinking or derate linearly at the following rate:
SBDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.9mW/
o
C
Ceramic Flatpack Package . . . . . . . . . . . . . . . . . . . . . . 9.3mW/
o
C
CAUTION: As with all semiconductors, stress listed under “Absolute Maximum Ratings” may be applied to devices (one at a time) without resulting in permanent
damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed
under “Electrical Performance Characteristics” are the only conditions recommended for satisfactory device operation.
Operating Conditions
Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V
Operating Temperature Range (T
A
) . . . . . . . . . . . . -55
o
C to +125
o
C
Input Rise and Fall Times at 4.5V VCC (TR, TF) . . . . . . . 500ns Max
Input Low Voltage (VIL). . . . . . . . . . . . . . . . . . . . . . . . . 0.0V to 0.8V
Input High Voltage (VIH) . . . . . . . . . . . . . . . . . . . . . . .VCC/2 to VCC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
GROUP
A SUB-
GROUPS
1
2, 3
Output Current
(Sink)
IOL
VCC = 4.5V, VIH = 4.5V,
VOUT = 0.4V, VIL = 0V
1
2, 3
Output Current
(Source)
IOH
VCC = 4.5V, VIH = 4.5V,
VOUT = VCC - 0.4V,
VIL = 0V
VCC = 4.5V, VIH = 2.25V,
IOL = 50µA, VIL = 0.8V
VCC = 5.5V, VIH = 2.75V,
IOL = 50µA, VIL = 0.8V
Output Voltage High
VOH
VCC = 4.5V, VIH = 2.25V,
IOH = -50µA, VIL = 0.8V
VCC = 5.5V, VIH = 2.75V,
IOH = -50µA, VIL = 0.8V
Input Leakage
Current
IIN
VCC = 5.5V, VIN = VCC or
GND
1
2, 3
1, 2, 3
LIMITS
TEMPERATURE
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C, +125
o
C, -55
o
C
MIN
-
-
7.2
6.0
-7.2
-6.0
-
MAX
40
750
-
-
-
-
0.1
UNITS
µA
µA
mA
mA
mA
mA
V
PARAMETER
Quiescent Current
SYMBOL
ICC
(NOTE 1)
CONDITIONS
VCC = 5.5V,
VIN = VCC or GND
Output Voltage Low
VOL
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
0.1
V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
VCC
-0.1
VCC
-0.1
-
-
-
-
-
-
V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
V
1
2, 3
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C, +125
o
C, -55
o
C
±0.5
±5.0
±1
±50
-
µA
µA
µA
µA
-
Three-State Output
Leakage Current
IOZ
Applied Voltage = 0V or
VCC, VCC = 5.5V
1
2, 3
Noise Immunity
Functional Test
NOTES:
FN
VCC = 4.5V, VIH = 2.25V,
VIL = 0.8V (Note 2)
7, 8A, 8B
1. All voltages referenced to device GND.
2. For functional tests, VO
≥
4.0V is recognized as a logic “1”, and VO
≤
0.5V is recognized as a logic “0”.
Spec Number
627
518640
Specifications HCTS299MS
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
GROUP
A SUB-
GROUPS
9
10, 11
CLK to Q0, Q7
TPHL,
TPLH
VCC = 4.5V
9
10, 11
MR to Output
TPHL
VCC = 4.5V
9
10, 11
OEn to Output
TPZH
VCC = 4.5V
9
10, 11
TPHZ
9
10, 11
TPZL
9
10, 11
TPLZ
9
10, 11
NOTES:
1. All voltages referenced to device GND.
2. AC measurements assume RL = 500Ω, CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
LIMITS
TEMPERATURE
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
MIN
2
2
2
2
2
2
2
2
2
2
2
2
2
2
MAX
28
32
30
34
32
36
23
25
25
27
30
34
30
34
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
PARAMETER
CLK to I/On
SYMBOL
TPHL,
TPLH
(NOTES 1, 2)
CONDITIONS
VCC = 4.5V
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
LIMITS
PARAMETER
Capacitance Power
Dissipation
SYMBOL
CPD
CONDITIONS
VCC = 5.0V, f = 1MHz
NOTES
1
1
Input Capacitance
CIN
VCC = 5.0V, f = 1MHz
1
1
Output Transition
Time
TTHL,
TTLH
VCC = 4.5V
1
1
Max Operating
Frequency
FMAX
VCC = 4.5V
1
1
Setup Time DS0,
DS7, I/On to CLK
TSU
VCC = 4.5V
1
1
TEMPERATURE
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
+25
o
C
+125
o
C, -55
o
C
MIN
-
-
-
-
-
-
-
-
20
30
MAX
147
171
10
10
15
22
25
16
-
-
UNITS
pF
pF
pF
pF
ns
ns
MHz
MHz
ns
ns
Spec Number
628
518640
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

HCTS299D/SAMPLE Related Products

HCTS299D/SAMPLE HCTS299K/SAMPLE
Description HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20 HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP20
Maker Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code DIP DFP
package instruction DIP, DFP,
Contacts 20 20
Reach Compliance Code unknown unknown
Counting direction BIDIRECTIONAL BIDIRECTIONAL
series HCT HCT
JESD-30 code R-CDIP-T20 R-CDFP-F20
Logic integrated circuit type PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT
Number of digits 8 8
Number of functions 1 1
Number of terminals 20 20
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK
propagation delay (tpd) 34 ns 34 ns
Certification status Not Qualified Not Qualified
Maximum seat height 5.08 mm 2.92 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Terminal form THROUGH-HOLE FLAT
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 6.92 mm

Recommended Resources

Multi-channel signal generator circuit composed of upc1651

Circuit for automatically switching two motors to start in sequence and stop in reverse sequence

TDA2005 power amplifier circuit diagram

500W household AC voltage regulator circuit

Detection circuit diagram

Temperature compensated logarithmic amplifier circuit

The sound of the wind
The Sound of the Wind Today is January 18th. Nearly a week has passed, and I can finally calm down and sort out my thoughts to write this memorial article. During this week, as soon as I closed my eye...
bjzml2006 Talking
I'm new to embedded development, and there's a piece of code I don't understand. I'm doubting it...
The code is as follows: int main() { ... /*Set a breakpoint here... while(1); return 0; } This code is very simple. I set a breakpoint on the first line of the main function. Based on our knowledge of...
Anna2007 Embedded System
What is the function of the diode here?
Can’t post pictures with the post?...
smartygt Analog electronics
Question + When installing CentOS in VMware, I often encounter "internal error" and cannot open it. What should I do? ?
The "internal error" problem occasionally does not occur and the computer can be started normally, but this situation occurs in most cases. Has anyone encountered this situation? Reinstalling the comp...
hu_uuu Embedded System
Tantalum capacitor 100uF, rated voltage 16V, how should the withstand voltage be calculated?
Tantalum capacitor 100uF, rated voltage 16V, how to calculate the withstand voltage? How to test its value in the actual circuit, calculate the breakdown current? Or increase the voltage to 16V? In ot...
爱心 Discrete Device
How can the screen display of the LM3S9B96 board be reversed?
The LM3S9B96 development board has always had the screen at the bottom and the board at the top, which is very uncomfortable to use. Is there any way to reverse it?The screen is at the top and the boa...
sptt1 Microcontroller MCU
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. HE742C2430
  2. B43511E5477M7
  3. 76020G-25F-11HN
  4. 714-83-108-41-014101
  5. REC5-4815SRW/H4/C/SMD-R
  6. M3900301-2356
  7. 4820T-T02-1600DCAL
  8. 2337-55-D1-40-010
  9. AME8510AEEVBFE46Z
  10. ER2C_R2_00001
  11. BZX84C2V4TW-AU_S1_10001
  12. 3.0SMCJ48C-AU_R1_000A1

Popular Articles

  1. Optimized Ampleon RF amplifiers are powerful enough to handle challenging applications
  2. Synopsys Expands ARC Processor Family for Lightweight Embedded Applications
  3. Vitesco Technologies announces latest achievement, high-voltage motor technology breakthrough, to be put into mass production in 2023
  4. iPhone 13/Pro series is coming, Apple starts making press conference videos
  5. DM-i represents another type of extended range
  6. Yiwu Chip Industrial Park is put into use, and four semiconductor companies including Nanochip and AnyCe have settled in
  7. ATmega88 Power Saving Mode
  8. BYD may place orders for billion-yuan automotive-grade IGBTs from Silan Microelectronics
  9. Hands-on teaching of 51 single-chip microcomputer | Section 4 Dynamic digital tube, use 6-bit digital tube to make a clock
  10. How to use the trigger of digital oscilloscope?

Technical ResourceMore

  1. Ferrite core high frequency transformer design II
  2. FP-SNS-ALLMEMS1
  3. Detailed explanation of automobile air conditioning system
  4. Development Process of Automotive Embedded Systems
  5. WTV oral arithmetic training machine voice chip schematic diagram
  6. Radio Magazine, Issue 11, 1998.pdf
  7. Chip packaging comparison
  8. Open source Verilog simulation tool: Icarus
  9. HSE_RDY is abnormally set when there is no external crystal oscillator
  10. Protues simulation example (8051) - PWM wave output (adjustable).rar

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 182  1269  620  534  265  4  26  13  11  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号