| Parameter Name | Attribute value |
| EU restricts the use of certain hazardous substances | Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| SVHC | Yes |
| Logic Family | LVC |
| Logic Function | Buffer/Driver |
| Number of Elements per Chip | 6 |
| Number of Channels per Chip | 6 |
| Number of Inputs per Chip | 6 |
| Number of Input Enables per Chip | 0 |
| Number of Outputs per Chip | 6 |
| Number of Output Enables per Chip | 0 |
| Bus Hold | No |
| Polarity | Non-Inverting |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 3@2.7V|2.9@3.3V |
| Absolute Propagation Delay Time (ns) | 3.5 |
| Process Technology | CMOS |
| Input Signal Type | Single-Ended |
| Output Type | Open Drain |
| Maximum Low Level Output Current (mA) | 24 |
| Minimum Operating Supply Voltage (V) | 1.65 |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3|5 |
| Maximum Operating Supply Voltage (V) | 5.5 |
| Tolerant I/Os (V) | 5.5 |
| Maximum Quiescent Current (uA) | 10 |
| Propagation Delay Test Condition (pF) | 50 |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 125 |
| Supplier Temperature Grade | Automotive |
| Packaging | Tape and Reel |
| Standard Package Name | SOP |
| Pin Count | 14 |
| Supplier Package | TSSOP |
| Mounting | Surface Mount |
| Package Height | 1.05(Max) |
| Package Length | 5.1(Max) |
| Package Width | 4.5(Max) |
| PCB changed | 14 |
| Lead Shape | Gull-wing |
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
