EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71682LA55DB

Description
Standard SRAM, 4KX4, 55ns, CMOS, CDIP24, 0.300 INCH, CERDIP-24
Categorystorage    storage   
File Size84KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT71682LA55DB Overview

Standard SRAM, 4KX4, 55ns, CMOS, CDIP24, 0.300 INCH, CERDIP-24

IDT71682LA55DB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeDIP
package instruction0.300 INCH, CERDIP-24
Contacts24
Reach Compliance Codenot_compliant
ECCN code3A001.A.2.C
Maximum access time55 ns
I/O typeSEPARATE
JESD-30 codeR-GDIP-T24
JESD-609 codee0
length32.004 mm
memory density16384 bit
Memory IC TypeSTANDARD SRAM
memory width4
Number of functions1
Number of ports1
Number of terminals24
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize4KX4
Output characteristics3-STATE
ExportableNO
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Maximum seat height5.08 mm
Maximum standby current0.0001 A
Minimum standby current2 V
Maximum slew rate0.08 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
CMOS STATIC RAMS
16K (4K x 4-BIT)
Separate Data Inputs and Outputs
Integrated Device Technology, Inc.
IDT71681SA/LA
IDT71682SA/LA
FEATURES:
• Separate data inputs and outputs
• IDT71681SA/LA: outputs track inputs during write mode
• IDT71682SA/LA: high-impedance outputs during write
mode
• High speed (equal access and cycle time)
— Military: 15/20/25/35/45/55/70/85/100ns (max.)
— Commercial: 15/20/25/35/45ns (max.)
• Low power consumption
• Battery backup operation—2V data retention (LA version
only)
• High-density 24-pin 300-mil Ceramic or Plastic DIP, 24-
pin CERPACK, and 28-pin leadless chip carrier
• Produced with advanced CMOS high-performance
technology
• CMOS process virtually eliminates alpha particle soft-
error rates
• Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The IDT71681/IDT71682 are 16,384-bit high-speed static
RAMs organized as 4K x 4. They are fabricated using IDT’s
high-performance, high-reliability technology—CMOS. This
state-of-the-art technology, combined with innovative circuit
design techniques, provides a cost-effective approach for
high-speed memory applications.
Access times as fast as 15ns are available. These circuits
also offer a reduced power standby mode. When
CS
goes
HIGH, the circuit will automatically go to, and remain in, this
standby mode as long as
CS
remains HIGH. In the standby
mode, the devices consume less than 10µW, typically. This
capability provides significant system-level power and cooling
savings. The low-power (LA) versions also offer a battery
backup data retention capability where the circuit typically
consumes only 1µW operating off a 2V battery.
All inputs and outputs of the IDT71681/IDT71682 are TTL-
compatible and operate from a single 5V supply.
FUNCTIONAL BLOCK DIAGRAM
A
0
V
CC
ADDRESS
DECODER
A
11
16,384-BIT
MEMORY ARRAY
GND
D
4
D
3
D
2
D
1
I/O CONTROL
INPUT
DATA
CONTROL
Y
4
Y
3
Y
2
Y
1
WE
CS
IDT71682 ONLY
IDT71681 ONLY
2984 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1994
Integrated Device Technology, Inc.
MAY 1994
DSC-1018/3
5.3
1
10 Supplementary knowledge - Deprivable kernel and non-deprivable kernel
[p=22, null, left][color=rgb(79, 79, 79)][size=14px]Non-preemptive kernel[/size][/color][/p][p=22, null, left][color=rgb(79, 79, 79)][size=14px]Non-preemptive kernel requires each task to give up the ...
兰博 Embedded System
What chip should be used for the voice part of the 51 single-chip microcomputer's voice automatic time reporting system?
My initial idea is to use an AT89S51 chip, add A/D conversion and D/A conversion, add an amplifier and a speaker, and a digital display. But I don't know how to do the voice recorder part. I would lik...
跳舞的淘淘宝宝 51mcu
Smurfs Lecture 3: Use of STM32 GPIO
This issue mainly describes the use of stm32GPIO, and makes a GPIO example (flowing light). You can download it in the attachment if you need it.The test on Smurf stm32 passed....
飞嵌电子 stm32/stm8
The new computer I bought can't be turned on, please help
My new computer arrived today. When I bought it, there were 512+1T hard drives and 512 only hard drives. Since I have a lot of hard drives and I plan to install them myself, I didn't choose the one wi...
littleshrimp Integrated technical exchanges
I would like to ask you guys about the onboard emulator.
The TI development board onboard emulator is very convenient. What I want to ask is whether the CPLD can be removed, because I still need to program the CPLD, which is very troublesome. Please answer ...
ddllxxrr Microcontroller MCU
Top Ten PCB Failure Analysis Technologies
For PCB failure, we need to use some common failure analysis techniques to ensure the quality and reliability of PCB during manufacturing. For this purpose, the author summarizes ten techniques for PC...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 613  46  1076  1370  2775  13  1  22  28  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号