935284953518 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 935284953518

935284953518: DescriptionLVC/LCX/Z SERIES, QUAD 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT536-1, LFBGA-96; Categorylogic logic; File Size107KB，14 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

935284953518 Overview

LVC/LCX/Z SERIES, QUAD 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT536-1, LFBGA-96

935284953518 Parametric

Parameter Name	Attribute value
package instruction	LFBGA,
Reach Compliance Code	unknow
series	LVC/LCX/Z
JESD-30 code	R-PBGA-B96
JESD-609 code	e0
length	13.5 mm
Logic integrated circuit type	BUS TRANSCEIVER
Number of digits	8
Number of functions	4
Number of ports	2
Number of terminals	96
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
propagation delay (tpd)	4.7 ns
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	5.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVC32245A

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Rev. 2 — 8 November 2011

Product data sheet

1. General description

The 74LVC32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible

outputs in both send and receive directions. The device features four output enable (nOE)

inputs for easy cascading and four send/receive (nDIR) inputs for direction control.

Pin nOE controls the outputs so that the buses are effectively isolated.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs. These features allow the use of these devices in mixed

3.3 V and 5 V applications.

To ensure the high-impedance state during power-up or power-down, pin nOE should be

tied to V

through a pull-up resistor; the minimum value of the resistor is determined by

the current-sinking capability of the driver.

2. Features and benefits



5 V tolerant inputs/outputs for interfacing with 5 V logic

Wide supply voltage range from 2.3 V to 3.6 V

CMOS low power consumption

MULTIBYTE flow-through standard pin-out architecture

Low inductance multiple power and ground pins for minimum noise and ground

bounce

Direct interface with TTL levels

Inputs accept voltages up to 5.5 V

High-impedance when V

= 0 V

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)



JESD8-C/JESD36 (2.7 V to 3.6 V)

ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115B exceeds 200 V



CDM JESD22-C101E exceeds 1000 V

Specified from

40 C

to +85

C

and

40 C

to +125

C

Packaged in plastic fine-pitch ball grid array package



935284953518 Related Products

	935284953518	935284953551	935284953557
Description	LVC/LCX/Z SERIES, QUAD 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT536-1, LFBGA-96	LVC/LCX/Z SERIES, QUAD 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT536-1, LFBGA-96	LVC/LCX/Z SERIES, QUAD 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT536-1, LFBGA-96
package instruction	LFBGA,	LFBGA,	LFBGA,
Reach Compliance Code	unknow	unknow	unknow
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PBGA-B96	R-PBGA-B96	R-PBGA-B96
JESD-609 code	e0	e0	e0
length	13.5 mm	13.5 mm	13.5 mm
Logic integrated circuit type	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER
Number of digits	8	8	8
Number of functions	4	4	4
Number of ports	2	2	2
Number of terminals	96	96	96
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFBGA	LFBGA	LFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH
propagation delay (tpd)	4.7 ns	4.7 ns	4.7 ns
Maximum seat height	1.5 mm	1.5 mm	1.5 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V	1.2 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
width	5.5 mm	5.5 mm	5.5 mm
Base Number Matches	1	1	1

Recommended Resources

One of three signal switches, multi-way switch CD4027 multi-way switch

Discharge type front memory circuit

Current-to-voltage converter with grounded bias and sensor

Circuit diagram to extend battery life

Analog Surround Sound Generator Circuit

Closed-loop three-phase multivibrator

MM32F031 Development Board Review 3: Lighting up D2: [i=s]This post was last edited by ddllxxrr on 2018-10-27 20:13[/i] Those who have a board know what D2 refers to. Those who don't have a board may think it's a bomb. D2 refers to a blue LED on the min...; ddllxxrr Motor Drive Control（Motor Control）

FPGA introductory materials: FPGA大西瓜开发板教程初步 [url]http://yunpan.cn/lk/sVveTrdQ4Xgax[/url] 基础实验例程 [url]http://yunpan.cn/lk/sVMyIceEmZ2x8?sid=301[/url] 进阶实验例程 [url]http://yunpan.cn/lk/sVMyIRR4XaRMr?sid=301[/url] 数字基础实验例程 [url]http:/...; 王WJR FPGA/CPLD

There are several methods for single-chip microcomputer timers, analyzing their advantages and disadvantages: There are several methods for single-chip microcomputer timers, analyzing their advantages and disadvantages...; zhouyiguang Embedded System

Problems with installing JDK under Linux: I downloaded jdk-7u80-linux-i586.rpm and installed it, but something went wrong, as shown in the figure:Can any experts help me, how can I solve this problem? Thank you!...; chenbingjy Linux and Android

430 Project References: [i=s]This post was last edited by paulhyde on 2014-9-15 09:09[/i]430 project reference materials, pretty good...; 江汉大学南瓜 Electronics Design Contest

at89s51 electronic clock: Can anyone give me an electronic clock design? In a single-chip microcomputer application system, a real-time clock is often needed for timing, measurement and control. Since the advent of the single-...; WGGIJLCGEQ Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components