EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61LPD25632D-150TQ

Description
Cache SRAM, 256KX32, 3.8ns, CMOS, PQFP100, TQFP-100
Categorystorage    storage   
File Size151KB,22 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric View All

IS61LPD25632D-150TQ Overview

Cache SRAM, 256KX32, 3.8ns, CMOS, PQFP100, TQFP-100

IS61LPD25632D-150TQ Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeQFP
package instructionTQFP-100
Contacts100
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time3.8 ns
Maximum clock frequency (fCLK)150 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density8388608 bit
Memory IC TypeCACHE SRAM
memory width32
Number of functions1
Number of terminals100
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX32
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP100,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.105 A
Minimum standby current3.14 V
Maximum slew rate0.37 mA
Maximum supply voltage (Vsup)3.63 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width14 mm
IS61SPD25632T/D IS61LPD25632T/D
IS61SPD25636T/D IS61LPD25636T/D
IS61SPD51218T/D IS61LPD51218T/D
256K x 32, 256K x 36, 512K x 18
SYNCHRONOUS PIPELINE,
DOUBLE-CYCLE DESELECT STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enable option for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, –5% power supply
• Power-down snooze mode
• 3.3V I/O For SPD
• 2.5V I/O For LPD
• Double cycle deselect
• Snooze MODE for reduced-power standby
• T version (three chip selects)
• D version (two chip selects)
ISSI
®
PRELIMINARY INFORMATION
SEPTEMBER 2000
DESCRIPTION
The
ISSI
IS61SPD25632, IS61SPD25636, S61SPD51218,
IS61LPD25632, IS61LPD25636, and IS61LPD51218 are
high-speed, low-power synchronous static RAMs designed
to provide a burstable, high-performance, secondary cache for
the Pentium™, 680X0™, and PowerPC™ microprocessors.
The IS61SPD25632 and IS61LPD25632 are organized as
262,144 words by 32 bits and the IS61SPD25636 and
IS61LPD25636 are organized as 262,144 words by 36 bits.
The IS61SPD51218 and IS61LPS51218 are organized as
524,288 words by 18 bits. Fabricated with
ISSI
's advanced
CMOS technology, the device integrates a 2-bit burst
counter, high-speed SRAM core, and high-drive capability
outputs into a single monolithic circuit. All synchronous inputs
pass through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
Byte write operation is performed by using byte write
enable (BWE).input combined with one or more individual
byte write signals (BWx). In addition, Global Write (GW)
is available for writing all bytes at one time, regardless of
the byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW. Interleave
burst is achieved when this pin is tied HIGH or left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166*
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
*This speed available only in SPD version
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
PRELIMINARY INFORMATION
04/17/01
Rev. 00A
1
Help: Timer count is insufficient!!
#include "msp430g2553.h" ....... P1SEL|=BIT0; // Set P1.0 as TimerA external count signal input port P1DIR&=~BIT0; // Set P1.0 as input port // TimerA configuration TACTL=TASSEL_0; // Timer A clock so...
xueshengke Microcontroller MCU
Design of IGCT Series Snubber Circuit in 6 kV Variable Frequency Speed Regulation System
When IGCT is used alone, no snubber circuit is required. However, IGCT needs to be used in series for high-voltage inverters of 6 kV and above to obtain a higher withstand voltage level. At this time,...
frozenviolet Analog electronics
In this circuit, why does the PMOS turn on as soon as it is powered on?
OPEN and CLOSE are two buttons, OPEN is a normally open button, CLOSE is a normally closed button. RL1 and RL2 are used to simulate loads. Under normal circumstances, Q3 should have no output when pow...
sky999 PCB Design
!!! Help "Does anyone know how to solder SIM900A on the perf board?"
I heard that it won't work because the pins of SIM900A are too dense. Does anyone know if it can be done? Anxious +10086 -------------------------------------------------------------------------------...
biu12138biu PCB Design
Invaluable introductory material for PCB design beginners (including factory manufacturing process).
PCB design materials for beginners (including factory production process)[/size][/font][/color] [url=https://download.eeworld.com.cn/detail/%E8%AE%BA%E6%96%87%E5%B8%9D/32376][size=4]https://download.e...
tiankai001 Download Centre
How to develop a player with sound effects (such as echo, reverberation, balance, harmony) in EVC4.0? The player can play MP3s for now but without special effects
I have a player developed by evc4.0 and downloaded it to FS9315 board (wince system). It can play MP3, but there is no special effect. If I want to develop special effects (such as echo, reverberation...
123000 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2226  517  1684  2401  1652  45  11  34  49  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号