EEWORLDEEWORLDEEWORLD

Part Number

Search

TSPC106AVGB/Q83CG

Description
PCI Bus Controller, CMOS, CBGA303, 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-303
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size505KB,39 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TSPC106AVGB/Q83CG Overview

PCI Bus Controller, CMOS, CBGA303, 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-303

TSPC106AVGB/Q83CG Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codeBGA
package instructionBGA, BGA303,19X16,50
Contacts303
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Address bus width32
Bus compatibility60X; POWERPC 601; POWERPC 603; POWERPC 604
maximum clock frequency83.3 MHz
External data bus width64
JESD-30 codeR-CBGA-B303
JESD-609 codee0
length25 mm
Number of terminals303
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Encapsulate equivalent codeBGA303,19X16,50
Package shapeRECTANGULAR
Package formGRID ARRAY
power supply3.3 V
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height3.16 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Terminal surfaceTin/Lead (Sn10Pb90)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width21 mm
uPs/uCs/peripheral integrated circuit typeBUS CONTROLLER, PCI
Features
Processor Bus Frequency Up to 66 MHz and 83.3 MHz
64-bit Data Bus and 32-bit Address Bus
L2 Cache Control for 256-Kbyte, 512-Kbyte, 1-Mbyte Sizes
Provides Support for Either Asynchronous SRAM, Burst SRAM
or Pipelined Burst SRAM
Compliant with PCI Specification, Revision 2.1
PCI Interface Operates at 20 to 33 MHz, 3.3V/5.0V-compatible
IEEE 1149.1-compliant, JTAG Boundary-scan Interface
P
D
Max = 1.7 Watts (66 MHz), Full Operating Conditions
Nap, Doze and Sleep Modes Reduce Power Consumption
Fully Compliant with MIL-STD-883 Class Q or According to Atmel Standards
Upscreenings Based on Atmel Standards
Full Military Temperature Range (-55°C
T
C
+125°C)
Industrial Temperature Range (-40°C
T
C
+110°C)
V
CC
= 3.3V ± 5%
Available in a 303-ball CBGA or a 303-ball CBGA with Solder Column Interposer (SCI)
(CI-CGA) Package
PCI Bridge/
Memory
Controller
TSPC106
Description
The TSPC106 provides an integrated, high-bandwidth, high-performance, TTL-com-
patible interface between a 60x processor, a secondary (L2) cache or up to a total of
four additional 60x processors, the PCI bus and main memory.
PCI support allows system designers to rapidly design systems using peripherals
already designed for PCI.
The TSPC106 uses an advanced 3.3V CMOS-process technology and maintains full
interface compatibility with TTL devices.
The TSPC106 integrates system testability and debugging features via JTAG bound-
ary-scan capability.
Note:
In this document, the term “60x” is used to denote a 32-bit microprocessor from the
PowerPC family that conforms to the bus interface of the PowerPC 601
®
, PowerPC
603
or PowerPC 604
microprocessors. This does not include the PowerPC 602
microprocessor that has a multiplexed address/data bus. 60x processors implement
the PowerPC architecture as it is specified for 32-bit addressing, providing 32-bit effec-
tive (logical) addresses, integer data types of 8, 16 and 32 bits, and floating-point data
types of 32 and 64 bits (single-precision and double-precision).
Rev. 2102A–06/01
1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 988  2365  1886  2295  1487  20  48  38  47  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号