IDT71V67702S75BGGI datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V67702S75BGGI

IDT71V67702S75BGGI: DescriptionCache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119; Categorystorage storage; File Size985KB，23 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

IDT71V67702S75BGGI Overview

Cache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

IDT71V67702S75BGGI Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	14 X 22 MM, PLASTIC, BGA-119
Contacts	119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
Other features	FLOW-THROUGH ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e1
length	22 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

256K X 36, 512K X 18

IDT71V67702

3.3V Synchronous SRAMs

IDT71V67902

2.5V I/O, Burst Counter

Flow-Through Outputs, Single Cycle Deselect

Features

256K x 36, 512K x 18 memory configurations

Supports fast access times:

– 7.5ns up to 117MHz clock frequency

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW byte write

GW),

enable (BWE and byte writes (BW

BWE),

BWx)

BWE

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA).

Description

The IDT71V67702/7902 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67702/7902 SRAMs contain write,

data, address and control registers. There are no registers in the data

output path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67702/7902 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V67702/7902 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5317 tbl 01

NOTE:

and

are not applicable for the IDT71V67902.

DECEMBER 2003

DSC-5317/08

Recommended Resources

Resistor-capacitor plus silicon regulator tube type phase-shift trigger circuit

Electromagnetic swing circuit

555 five-purpose three-state audio logic pen circuit diagram

Stepper monostable circuit

Aihua J303g charger electrical schematic diagram (dual 1.2V fast charger circuit)

Power carrier amplifier circuit

Newbie information: MCU learning materials: I got this by chance when I was investigating the company's customers. You can check it out. One is a 21-page microcontroller C language learning example (http://www.huazhoucn.com/smallfan.aspx?smallc...; framchina MCU

New BBB LCD cape, supports 1024x600 7-inch LVDS screen: [i=s]This post was last edited by chenzhufly on 2014-8-24 10:06[/i] I recently made a new version of BBB LCD cape, which supports 1024x600 7-inch LVDS screen. Here are some pictures. [color=#0000ff]Th...; chenzhufly DSP and ARM Processors

How to remove the password input when waking up?: wince5.0, I have set a power-on password, but I will be asked to enter the power-on password after waking up from sleep mode. What should I do if I want to remove the power-on password when waking up?...; fengjunmail Embedded System

IAR transplant TI_RTOS can not link the example project help: Dear experts, I need urgent help. I have been following the technical documentation for the past few days, but there is one thing I have not understood. I guess it is because an error occurred when li...; 蔡佳伟 Microcontroller MCU

What waveforms can power amplifiers amplify?: What waveforms can power amplifiers amplify? Let’s watch the waveforms dance!...; aigtekatdz Test/Measurement

Single-phase AC/DC conversion circuit: This circuit has PFC correction. It uses 220V to step down to 18V through a transformer, and then rectifies it through boost and ucc28019. When there is no load, it displays 36V. When the sliding resi...; 范三水 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components