D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Internally Trimmed
Integrated Circuit Multiplier
AD532
FEATURES
Pretrimmed to ±1.0% (AD532K)
No external components required
Guaranteed ±1.0% maximum 4-quadrant error (AD532K)
Differential Inputs for (X
1
− X
2
) (Y
1
− Y
2
)/10 V transfer
function
Monolithic construction, low cost
V
X
FUNCTIONAL BLOCK DIAGRAM
X
1
X
2
R
X
Y
1
Y
2
10R
V
OS
00502-003
R
Z
OUTPUT
V
Y
APPLICATIONS
Multiplication, division, squaring, square rooting
Algebraic computation
Power measurements
Instrumentation applications
Available in chip form
(X
1
– X
2
) (Y
1
– Y
2
)
V
OUT
=
10V
(WITH Z TIED TO OUTPUT)
R
Figure 1.
GENERAL DESCRIPTION
The AD532 is the first pretrimmed single chip monolithic
multiplier/divider. It guarantees a maximum multiplying error
of ±1.0% and a ±10 V output voltage without the need for any
external trimming resistors or output op amp. Because the AD532
is internally trimmed, its simplicity of use provides design
engineers with an attractive alternative to modular multipliers,
and its monolithic construction provides significant advantages
in size, reliability and economy. Further, the AD532 can be used
as a direct replacement for other IC multipliers that require
external trim networks.
well qualified for instrumentation applications, as it can provide
an output signal that is the product of two transducer generated
input signals.
GUARANTEED PERFORMANCE OVER
TEMPERATURE
The AD532J and AD532K are specified for maximum multiplying
errors of ±2% and ±1% of full scale, respectively at 25°C, and
are rated for operation from 0°C to 70°C. The AD532S has a
maximum multiplying error of ±1% of full scale at 25°C; it is
also 100% tested to guarantee a maximum error of ±4% at the
extended operating temperature limits of −55°C and +125°C.
All devices are available in either the hermetically-sealed TO-
100 metal can, TO-116 ceramic DIP or LCC packages. The J, K,
and S grade chips are also available.
FLEXIBILITY OF OPERATION
The AD532 multiplies in four quadrants with a transfer function of
(X
1
− X
2
)(Y
1
− Y
2
)/10 V, divides in two quadrants with a 10 V
Z/(X
1
− X
2
) transfer function, and square roots in one quadrant
with a transfer function of ±√10 V Z. In addition to these basic
functions, the differential X and Y inputs provide significant
operating flexibility both for algebraic computation and transducer
instrumentation applications. Transfer functions, such as XY/10 V,
(X
2
− Y
2
)/10 V, ±X
2
/10 V, and 10 V Z/(X
1
− X
2
), are easily attained
and are extremely useful in many modulation and function
generation applications, as well as in trigonometric calculations
for airborne navigation and guidance applications, where the
monolithic construction and small size of the AD532 offer
considerable system advantages. In addition, the high CMRR
(75 dB) of the differential inputs makes the AD532 especially
ADVANTAGES OF ON-THE-CHIP TRIMMING OF
THE MONOLITHIC AD532
1.
2.
3.
True ratiometric trim for improved power supply rejection.
Reduced power requirements since no networks across
supplies are required.
More reliable because standard monolithic assembly
techniques can be used rather than more complex hybrid
approaches.
High impedance X and Y inputs with negligible circuit
loading.
Differential X and Y inputs for noise rejection and additional
computational flexibility.
4.
5.
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
www.analog.com
Tel: 781.329.4700
Fax: 781.461.3113 ©2001–2011 Analog Devices, Inc. All rights reserved.
AD532
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Flexibility of Operation................................................................ 1
Guaranteed Performance Over Temperature ........................... 1
Advantages of On-The-Chip Trimming of The Monolithic
AD532 ............................................................................................ 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Thermal Resistance .......................................................................... 5
Chip Dimensions And Bonding Diagram ................................ 5
ESD Caution .................................................................................. 5
Pin Configuration and Function Descriptions ............................. 6
Typical Performance Characteristics ............................................. 8
Functional Description .................................................................. 10
AD532 Performance Characteristics ........................................... 11
Nonlinearity ................................................................................ 11
AC Feedthrough ......................................................................... 11
Common-Mode Rejection ........................................................ 11
Dynamic Characteristics ........................................................... 11
Power Supply Considerations ................................................... 11
Noise Characteristics ................................................................. 11
Applications..................................................................................... 12
Replacing Other IC Multipliers ................................................ 12
Square Root ................................................................................. 13
Difference of Squares ................................................................. 13
Outline Dimensions ....................................................................... 14
Ordering Guide .......................................................................... 15
REVISION HISTORY
2/11—Rev. C to Rev. D
Updated Format .................................................................. Universal
Added Pin Configuration and Function Descriptions
Section ................................................................................................ 6
Added Typical Performance Characteristics Section .................. 8
Changes to Figure 11 ........................................................................ 8
Changes to Figure 12 and Figure 13............................................... 9
Changes to Ordering Guide .......................................................... 15
Rev. D | Page 2 of 16
AD532
SPECIFICATIONS
At 25°C, V
S
= ±15 V, R ≥ 2 kΩ V
OS
grounded, unless otherwise noted.
Table 1.
Model
MULTIPLIER PERFORMANCE
Transfer Function
Total Error
T
A
= Minimum to Maximum
Total Error vs. Temperature
Supply Rejection
Nonlinearity, X
Nonlinearity, Y
Feedthrough, X
Feedthrough, Y (X Nulled,
Y = 20 V p-p 50 Hz)
Feedthrough vs. Temperature
Feedthrough vs. Power Supply
DYNAMICS
Small Signal BW
1% Amplitude Error
Slew Rate
Settling Time
NOISE
Wideband Noise
f = 5 Hz to 10 kHz
f = 5 Hz to 5 MHz
OUTPUT
Voltage Swing
Impedance
Offset Voltage
Offset Voltage vs. Temperature
Offset Voltage vs. Supply
INPUT AMPLIFIERS (X, Y, and Z)
Signal Voltage Range
CMRR
Input Bias Current
X, Y Inputs
X, Y Inputs T
MIN
to T
MAX
Z Input
Z Input T
MIN
to T
MAX
Offset Current
Differential Resistance
DIVIDER PERFORMANCE
Transfer Function
Total Error
±10
f ≤ 1 kHz
Conditions
Min
AD532J
Typ
Max
Min
AD532K
Typ
Max
Min
AD532S
Typ
Max
Unit
(
X
1
−
X
2
) (
Y
1
−
Y
2
)
10
V
–10 V ≤ X, Y ≤ +10 V
±1.5
±2.5
±0.04
±0.05
± 0.8
±0.3
50
30
2.0
±0.25
V
OUT
= 0.1 rms
V
OUT
20 p-p
to 2%, ΔV
OUT
= 20 V
1
75
45
1
0.6
3.0
±13
1
±40
0.7
±2.5
±10
40
3
10
±10
±30
±0.3
10
X
l
> X
2
V
X
= −10 V, −10 V ≤ V
Z
≤
+10 V
V
X
= −1 V, −10 V ≤ V
Z
≤
+10 V
10 V Z/(X
1
− X
2
)
±2
±4
±2.0
(
X
1
−
X
2
) (
Y
1
−
Y
2
)
10
V
±0.7
±1.5
±0.03
±0.05
±0.5
±0.2
30
25
1.0
±0.25
1
75
45
1
0.6
3.0
±10
±13
1
±30
0.7
±2.5
±10
50
1.5
8
±5
±25
±0.1
10
4
±15
50
±1.0
(
X
1
−
X
2
) (
Y
1
−
Y
2
)
10
V
±0.5
±0.01
±0.05
±0.5
±0.2
30
25
1.0
±0.25
1
75
45
1
0.6
3.0
±10
±13
1
±30
2.0
±2.5
±10
±1.0
±4.0
±0.04
%
%
%/°C
%/%
%
%
mV
mV
mV p-p/°C
mV/%
MHz
kHz
V/μs
μs
mV (rms)
mV (rms)
V
Ω
mV
mV/°C
mV/%
V
dB
1.5
8
±5
±25
±0.1
10
4
±15
μA
μA
μA
μA
μA
MΩ
±15 V ±10%
X = 20 V p-p, Y = 10 V
Y = 20 V p-p, X = 10 V
Y nulled, X = 20 V p-p 50 Hz
200
150
100
80
100
80
Differential or CM
operating differential
10 V Z/(X
1
− X
2
)
±1
±3
10 V Z/(X
1
− X
2
)
±1
±3
%
%
Rev. D | Page 3 of 16
AD532
Model
SQUARE PERFORMANCE
Conditions
Min
AD532J
Typ
Max
Min
AD532K
Typ
Max
Min
AD532S
Typ
Max
Unit
(
X
1
−
X
2
)
2
10
V
(
X
1
−
X
2
)
2
10
V
±0.4
−√10 V Z
±1.0
(
X
1
−
X
2
)
2
10
V
±0.4
−√10 V Z
±1.0
%
Transfer Function
Total Error
SQUARE ROOTER PERFORMANCE
Transfer Function
Total Error
POWER SUPPLY SPECIFICATIONS
Supply Voltage
Rated Performance
Operating
Supply Current
Quiescent
0 V ≤ V
Z
≤ 10 V
±0.8
−√10 V Z
±1.5
%
±15
±10
4
±18
6
±10
±15
±18
4
6
±10
±15
±22
4
6
V
V
mA
Rev. D | Page 4 of 16
Embedded System
京公网安备 11010802033920号
EEWORLD
