2N5401-J61Z datasheet, PDF - EEWORLD Datasheet

2N5401-J61Z: Description200mA, 150V, PNP, Si, SMALL SIGNAL TRANSISTOR; CategoryDiscrete semiconductor The transistor; File Size103KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

2N5401-J61Z Overview

200mA, 150V, PNP, Si, SMALL SIGNAL TRANSISTOR

Parameter Name	Attribute value
package instruction	CYLINDRICAL, O-PBCY-T3
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum collector current (IC)	0.2 A
Collector-based maximum capacity	6 pF
Collector-emitter maximum voltage	150 V
Configuration	SINGLE
Minimum DC current gain (hFE)	50
JESD-30 code	O-PBCY-T3
Number of components	1
Number of terminals	3
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	ROUND
Package form	CYLINDRICAL
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	BOTTOM
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	100 MHz
VCEsat-Max	0.5 V
Base Number Matches	1

Mouse, device is functioning properly, not working: When I turned on my laptop this morning, it seemed to have been updated. I plugged in the mouse, and it moved a few times at first, but then stopped. In the device manager, the device was functioning ...; ienglgge Talking

Share the prizes you just received: The photo is not good, just bear with it :loveliness:...; leo121 Talking

CC2530 Basic Experiment Code Tutorial: CC2530 Basic Experiment Code Tutorial...; 1456999234@qq.c RF/Wirelessly

Wireless relay/wireless AP solution design reference: At present, people are becoming more and more dependent on the Internet. From daily life to actual work, it seems that everything is directly or indirectly related to the Internet. It can be said that...; natertech RF/Wirelessly

Synplify+ise encountered a very strange problem when doing hardware simulation on FPGA: Now there is a design that works fine with nc verilog simulation, but fails with synplify+ise hardware simulation on FPGA. I caught the signal with chipscope and encountered a strange phenomenon: from...; eeleader-mcu FPGA/CPLD

[Video] In-depth understanding: Reliability and stability of Soc FPGA: Introduction: In this video we will compare the reliability and stability of a 2-chip system solution and a single-chip SoC FPGA....; chenzhufly FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components