BR24C01AF-T1 datasheet, PDF - EEWORLD Datasheet

BR24C01AF-T1: DescriptionEEPROM, 128X8, Serial, CMOS, PDSO8, SOP-8; Categorystorage storage; File Size51KB，1 Pages; ManufacturerROHM Semiconductor; Websitehttps://www.rohm.com/

Download Datasheet Parametric View All

BR24C01AF-T1 Overview

EEPROM, 128X8, Serial, CMOS, PDSO8, SOP-8

Parameter Name	Attribute value
Maker	ROHM Semiconductor
Parts packaging code	SOIC
package instruction	LSOP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
JESD-30 code	R-PDSO-G8
length	5 mm
memory density	1024 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128X8
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	LSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE
Parallel/Serial	SERIAL
Programming voltage	3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	4.4 mm

How to make this via in PADS layout?: [i=s]This post was last edited by elec32156 on 2017-12-2 16:04[/i] For a 6-layer first-order board, you can drill holes from layer 1 to layer 2 by pressing L2, or by pressing shift+left mouse button. ...; elec32156 PCB Design

Help: About AD6654: I bought an AD6654/PCBZ evaluation board today. During the test, I encountered several problems. I cannot praise ADI's after-sales service. They were of no help at all. The main problem was that when ...; atomeeworld Embedded System

About the IP core in Quartus: I have two questions: 1. Can the shift register and RAM in the IP core of Quartus realize parallel input and serial output? If so, how to set it up? 2. Where can I find the IP catalog in Quartus 13.0?...; Maxwell_CZH FPGA/CPLD

WINCE multi-open driver problem: I have a question for you. I wrote a multi-user driver, which can be opened by multiple applications at the same time. Each application gets data from the driver in a round-robin manner. I created a B...; ronc2000 Embedded System

How does the task stack in UCOSII save the value of the CPU register?: [size=4]I am just learning UCOS-II, so my question may be a bit difficult. Please help me, I will be grateful. [/size] [size=4] [/size] [size=4]As the title says, when creating a task in UCOS, a funct...; sayato Real-time operating system RTOS

Professor Hu Zhengming, inventor of FinFET technology: [color=#333333]Professor Hu Zhengming, inventor of FinFET technology[/color] [color=#909090]After 2010, the Bulk CMOS process technology that lasted for decades came to an end at 20nm. The FinFET and ...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components