531SC1239M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SC1239M00DGR

531SC1239M00DGR: DescriptionLVDS Output Clock Oscillator, 1239MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1239M00DGR Overview

LVDS Output Clock Oscillator, 1239MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1239M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1239 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A stepper motor and its driving principle circuit diagram

Torque motor V-shaped speed regulation circuit

Standard Nickel Cadmium Battery Charging Circuit

Overvoltage protection circuit diagram composed of transistors, etc.

LHz flasher

555 AC undervoltage and overvoltage light display circuit

Nucleo experience + STM32CubeMX experience: I heard that STM32CubeMX is quite popular recently, so I tried it, but it is not as convenient as freescale. STM32CubeMX generates the initialization program, which needs to be opened with keil. The t...; 770781327 stm32/stm8

OLED display data: I use OLED 0.96 display. I don't know how to display the changing data, such as analog data. Please guide me. How to display buff_A data. See the code OLED part for details: #include "oled.h" #include...; llh258021686 NXP MCU

Why can't my STM32's USART3 receive an interrupt?: 1. My USART3 program is borrowed from USART1. USART1 can receive interrupts;2. USART3 query sending and receiving are OK, proving that there is no problem with USART3 clock and initialization settings...; lml198694 stm32/stm8

MCU serial port: What are the parity bits, data bits, and stop bits in the serial port for? Why do they not affect my transmission and reception of data when I set them randomly?...; 流氓法拉利 Embedded System

2012 Electronic Design Competition Topic A Weak Signal Detection Device Exchange Group!: Group number 254019246 This group is still struggling to choose question A or question C, welcome to discuss together! [[i] This post was last edited by 彳亍1988 on 2012-8-5 05:21 [/i]]...; 彳亍1988 Microcontroller MCU

Schematic diagram of m-bus: I'm begging for the schematic diagram of the master control terminal of the m-bus! yuanzaikang-no.1@163.com...; bailicai Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components