EEWORLDEEWORLDEEWORLD

Part Number

Search

KMM5362203BW/BWG-7

Description
Fast Page DRAM Module, 2MX36, 70ns, CMOS, SIMM-72
Categorystorage    storage   
File Size282KB,4 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

KMM5362203BW/BWG-7 Overview

Fast Page DRAM Module, 2MX36, 70ns, CMOS, SIMM-72

KMM5362203BW/BWG-7 Parametric

Parameter NameAttribute value
MakerSAMSUNG
Parts packaging codeSIMM
package instructionSIMM,
Contacts72
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time70 ns
JESD-30 codeR-XSMA-N72
memory density75497472 bit
Memory IC TypeFAST PAGE DRAM MODULE
memory width36
Number of functions1
Number of ports1
Number of terminals72
word count2097152 words
character code2000000
organize2MX36
Package body materialUNSPECIFIED
encapsulated codeSIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Terminal formNO LEAD
Terminal locationSINGLE
Using pb4.2 to download the WINCE image using a network cable, an error occurred. Unable to download,,,
When downloading the WINCE image with PB4.2 using a network cable, an error occurs. Unable to download, a dialog box pops up with the title: Connection to Target Failed. Content: platform Builder was ...
aug_com Embedded System
I use ISE10.1, but when I create a new file, there is no chipscope file format in the directory I open. Can someone help me?
After installing the software, chipscope and other software are installed, but when I open it, I can't find the chipscope file format. Do I need to import it? How can I solve this problem?...
刘皓辰 FPGA/CPLD
The long-awaited prize finally came out - received the TI event prize
Finally received the prize from TI Precision Labs Signal Chain Premium Course Campaign --- the thermos cup is very pretty......
Orima Talking
Q&A: How to use multiple clock pins on an FPGA?
Hello everyone: I see that there are multiple clock input pins on the FPGA chip, but the board I have only has one clock crystal connected to one pin. How can I use the other clock pins? Thank you!...
xunxun109 FPGA/CPLD
PADSLAYOUT2007
Engineers who want to learn PADSLAYOUT2007 can take a look, it's good stuff...
潜水鱼 PCB Design
High-Density PCB Layout for DC/DC Converters, Part 2
[align=left]Reprinted from: deyisupport[/align] [align=left]As I mentioned in Part 1, the printed circuit board (PCB) area dedicated to power management is a huge constraint for system designers. Redu...
okhxyyo Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 726  60  1208  1699  2051  15  2  25  35  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号