EEWORLDEEWORLDEEWORLD

Part Number

Search

SSW-144-01-TM-T-LL

Description
Board Connector, 132 Contact(s), 3 Row(s), Female, Straight, Solder Kinked Leads Terminal, Locking, Black Insulator
CategoryThe connector    The connector   
File Size529KB,3 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Download Datasheet Parametric View All

SSW-144-01-TM-T-LL Overview

Board Connector, 132 Contact(s), 3 Row(s), Female, Straight, Solder Kinked Leads Terminal, Locking, Black Insulator

SSW-144-01-TM-T-LL Parametric

Parameter NameAttribute value
MakerSAMTEC
Reach Compliance Codecompliant
body width0.295 inch
subject depth0.335 inch
body length4.42 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleSQ PIN-SKT
Durability100 Cycles
Insulator colorBLACK
insulator materialLIQUID CRYSTAL POLYMER (LCP)
Manufacturer's serial numberSSW
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number3
Number of rows loaded3
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
polarization keyPOLARIZED HOUSING
Rated current (signal)6.3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.104 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts132
REVISION CA
DO NOT
SCALE FROM
THIS PRINT
SSW-1XX-XX-XXX-X-XX-XXX-XX
No OF POSITIONS
-01 THRU -50
(-P OPTION: 36 POS MAX)
LEAD STYLE
(SEE TABLE 1)
-01 THRU -06 (STD. INS. FORCE)
-21 THRU -24 (LOW INS. FORCE)
OPTION
-LL: LOCKING LEAD
(SEE FIG 4, SHT 2)
(N/A IN SINGLE ROW,
1 & 2 POSITION)
POLARIZING OPTION
INDICATE POS, SEE FIG 3, SHT 3
OPTION
-RA: RIGHT ANGLE (SEE FIG 2, SHT 2)
(STYLE -01 & -21 N/A)
-N: NOTCH (SEE FIG 6, SHT 3)
(ONLY AVAILABLE IN -D ROW)
(ONLY AVAILABLE IN 5, 7, 8, 10, 12,
13, 15, 17, 20, 25, 32, 36 POSITIONS)
(USE NSW-XX-D-N-XX BODY,
SEE TABLE 6)
PLATING SPECIFICATION
-G: 20µ" GOLD IN CONTACT AREA,
3µ" GOLD ON TAIL
-T: MATTE TIN CONTACT AND TAIL
(CONTACT -21 THRU -24 N/A)
-S: 30µ" SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-H: 30µ" HEAVY GOLD IN CONTACT AREA,
ROW SPECIFICATION
3µ" GOLD ON TAIL
-E: 50µ" EXTRA HEAVY GOLD IN CONTACT AREA,
-S: SINGLE
3µ" GOLD ON TAIL
-D: DOUBLE
(CONTACT -01 & -02 STRAIGHT ONLY)
-T: TRIPLE
-F: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA,
-P: SINGLE
MATTE TIN ON TAIL
-Q: TRIPLE WITH ONLY OUTER 2 ROWS
-STL: 30µ" SELECTIVE GOLD IN CONTACT AREA,
FILLED
TIN/LEAD (90/10 ± 5%) TAIL
-TL: TIN/LEAD (90/10 ± 5%) CONTACT AND TAIL
(AVAILABLE ONLY ON LEAD STYLES -01)
-TM: MATTE TIN CONTACT AND TAIL (CONTACT -21 THRU -24 N/A)
-SM: 30µ" SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-FM: 3µ" FLASH GOLD SELECTIVE IN CONTACT AREA,
MATTE TIN ON TAIL
-L: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
.050 1.27 REF
((No. OF POS x .10[2.5]) + .02[0.5])
SEE NOTE 10
.0110 0.280
REF
.095 2.41
REF
.095 2.41
REF
.245 6.22
.195 4.95
REF
SEE NOTE 8
.295 7.49
REF
60°
.335 8.51
DETAIL 'A'
SCALE 4 : 1
SEE NOTE 5
NOTES:
'A'
*"B"
.031 0.79 X .016[0.41]
REF (TYP)
+.000
*"B"
- .005
FOR
-S
MACHINE FILL ONLY
-P
.100 2.54
"G"
-D
FIG 1
-D-N
.100 2.54
"G"
.200 5.08
-T
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. MAXIMUM CUT FLASH: .015[.38] WITH NO FLASH BELOW STANDOFFS OR IN CONTACT HOLES.
3. MINIMUM CONTACT PUSHOUT FORCE: 1.5 LBS.
4. MAXIMUM ALLOWABLE BOW: .003[.08] INCH/INCH.
5. MAXIMUM ALLOWABLE SWAY: 2° (TYP) FOR HAND FILL & 1° (TYP) FOR MACHINE FILL.
6. MAXIMUM ALLOWABLE VARIATION BETWEEN ROWS: .010[.25].
7. "END WALLS" AFTER CUTTING SHOULD BE .020±.003 [.51±.08].
8. NOTCH ON -P-RA & -D-RA-N OPTIONS TO BE ORIENTED AS SHOWN.
9. SHEAR LOCATION TO BE WITHIN .001[.03] OF THE BREAK OFF CENTER LOCATION.
10. SHEAR LOCATION TO BE WITHIN .001[.03] OF THE BREAK OFF CENTER LOCATION
FOR MACHINE FILL.
11. LEAD STYLE X2 (SINGLE AND DOUBLE) -RA's TO BE LAYER PACKAGED. ALL OTHER -RA
LEAD STYLES: UNDER 5 POSITION TO BE LAYER PACKAGED, 5 AND UP TO BE PACKAGED
IN TUBES.
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
DECIMALS
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
.XX: .01 [.3]
.XXX: .005 [.13]
ANGLES
2
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
DWG. NO.
MATERIAL:
DO NOT SCALE DRAWING
INSULATOR:
-S, -D, -D-N: VECTRA E130i, COLOR: BLACK UL94 V0
-P, -T: PCT, COLOR: BLACK UL94 V0
CONTACT: PHOSPHOR BRONZE, SPRING TEMPER
ALLOY 511 OR 510
(TENSILE STRENGTH 90-100 KSI)
(YEILD STRENGTH @ 2% OFFSET 88-98 KSI)
PER MIL-B-13501
THICKNESS: .0160±.001 [0.635±0.03]
F:\DWG\MISC\MKTG\SSW-1XX-XX-XXX-X-XX-XXX-XX-MKT.SLDDRW
SHEET SCALE: 2:1
ASSEMBLY, SOCKET STRIP .016 X .031 TAIL
SSW-1XX-XX-XXX-X-XX-XXX-XX
06/12/1987
SHEET
1
OF
3
BY:
PURVIS
How to enable basic timer interrupt in msp430g2231
I saw IE1 in the user guide of g2231, which is Interrupt Enable Register 1. It controls the Oscillator fault interrupt enable. What is this? And what statement should I use to enable the interrupt of ...
gh1134537617 Microcontroller MCU
Weird circuit
Maybe I don't have much experience. When I first encountered this situation, I really felt it was incredible. So I described it this way, please don't laugh at me. This is a very simple circuit. Max72...
ienglgge MCU
I made a 5V power supply board for MP2303, please give me some advice
This is the first time I have made a power board for MP2303. I welcome your comments and suggestions. Thank youThe attachments are as follows:...
网络游侠2018 PCB Design
Please help me find the compilation error of uclinux, thank you
make[2]:***[libnet.a(openraw.o)] error1 leaving directory ''/usr/local/.../uclinux-dist/lib/libnet make [11]: ***[all] Error2 make [1]: leaving directrtory '/usr/local/.../uclinux-dist/lib' make:***[s...
dongmei8 Linux and Android
LED TV: Technology Review and DLP Technology Analysis
The LED has become a pivotal illumination technology with a wide variety of applications. Since their initialinvention, LEDs have been used in manydiverse applications such as watches, calculators, re...
frozenviolet Power technology
DE2 writing problem
Dear experts, please help. I am familiar with the DE2 development board ing. I customized my own kernel pll which is 3ns 50mhz. I should be able to do experiments related to sdram and lcd1602. The pin...
ronan FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2917  2079  2826  1307  2019  59  42  57  27  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号