EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM69R618ZP5R

Description
64KX18 LATE-WRITE SRAM, 2.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
Categorystorage    storage   
File Size379KB,20 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

MCM69R618ZP5R Overview

64KX18 LATE-WRITE SRAM, 2.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119

MCM69R618ZP5R Parametric

Parameter NameAttribute value
MakerNXP
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codeunknown
Maximum access time2.5 ns
JESD-30 codeR-PBGA-B119
length22 mm
memory density1179648 bit
Memory IC TypeLATE-WRITE SRAM
memory width18
Number of functions1
Number of terminals119
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX18
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height2.4 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyBICMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width14 mm
MOTOROLA
Freescale Semiconductor, Inc.
Order this document
by MCM69R536/D
SEMICONDUCTOR TECHNICAL DATA
Advance Information
1M Late Write HSTL
MCM69R536
MCM69R618
Freescale Semiconductor, Inc...
The MCM69R536/618 is a 1 megabit synchronous late write fast static RAM
designed to provide high performance in secondary cache, ATM switch,
Telecom, and other high speed memory applications. The MCM69R618
organized as 64K words by 18 bits, and the MCM69R536 organized as 32K
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential CK clock inputs control the timing of read/write operations of
R,
the RAM. At the rising edge of the CK clock all addresses, write enables, and
TO
synchronous selects are registered. An internal buffer and special logic enable
UC
the memory to accept write data on the rising edge of the CK clock a cycle after
ND
address and control signals. Read data is driven on the rising edge of the CK
CO
clock also.
I
M
The RAM uses HSTL inputs and outputs. The adjustable input trip – point (Vref)
SE
and output voltage (VDDQ) gives the system designer greater flexibility in
LE
optimizing system performance.
The synchronous write and byte enables allow writing to individual bytes or the
CA
entire word.
ES
The impedance of the output buffers is programmable allowing the outputs to
RE
F
match the impedance of the circuit traces which reduces signal reflections.
I
C.
N
ZP PACKAGE
PBGA
CASE 999–01
B
Byte Write Control
D
Single 3.3 V + 10%, – 5% Operation
VE
I
JESD8–6 Class 1 Compatible)
HSTL – I/O (JEDEC Standard
H
HSTL – User Selectable
C
Input Trip–Point
AR
HSTL – Compatible Programmable Impedance Output Drivers
Register to Register Synchronous Operation
Asynchronous Output Enable
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Differential Clock Inputs
Optional x18 or x36 organization
MCM69R536/618–5 = 5 ns
MCM69R536/618–6 = 6 ns
MCM69R536/618–7 = 7 ns
MCM69R536/618–8 = 8 ns
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
Y
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
8/15/97
©
Motorola, Inc. 1997
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM69R536•MCM69R618
1
【GD32F350】3. GD32 communicates with SIM800 GSM module
1.SIM800 moduleSIM800 module is a module from Zhengdian Atom. The ATK-SIM800C module carries SIMCOM's industrial-grade quad-band GSM/GPRS module: SIM800C, with quad-band working frequency: 850/900/180...
常见泽1 GD32 MCU
A small puzzle, hope you can take a look~~~Thank you!!
Please help me, why do I feel that this question is wrong? ? My answer is 0v, which is definitely wrong~~ Uab=10v, the voltage regulator is 6v, and its reverse current when it is working stably is 5ma...
tyzergtbh MCU
Proteus MCU Simulation Tutorial 51 AVR PIC ARM7
Proteus MCU Simulation Tutorial 51 AVR PIC ARM7Proteus Getting Started TutorialProteus Quick Start (Yangtze University)http://www.qjwm.com/down_1907732.htmlDownload address 1Download address 2Proteus ...
llzkkk MCU
The Power of the AD8620 Amplifier
[color=rgb(68,68,68)][backcolor=rgb(255,255,255)] The AD8620, a JFET input amplifier with extremely high precision, has the characteristics of ultra-low offset voltage and drift, extremely low input v...
qingfeng ADI Reference Circuit
Help!!!
In AD6.9, how can I delete the components in the component library and package library that I drew? Please give me some advice....
小桥流水0201 PCB Design
How to get a ferroelectric development board while studying TI courses?
According to the learning situation in the " TI Classroom", EEWORLD will give an extra "Ferroelectric MSP-EXP430FR5739 " development board to netizens who are excellent and active in learning. There a...
EEWORLD社区 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1462  1668  2732  2467  2400  30  34  55  50  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号