M470T2953BY0-LCC datasheet, PDF

Datasheet> All Categories > storage> storage> M470T2953BY0-LCC

M470T2953BY0-LCC: DescriptionDDR DRAM Module, 128MX64, 0.6ns, CMOS, ROHS COMPLIANT, SODIMM-200; Categorystorage storage; File Size328KB，19 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

M470T2953BY0-LCC Overview

DDR DRAM Module, 128MX64, 0.6ns, CMOS, ROHS COMPLIANT, SODIMM-200

M470T2953BY0-LCC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SAMSUNG
Parts packaging code	SODIMM
package instruction	DIMM, DIMM200,24
Contacts	200
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	0.6 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-XZMA-N200
memory density	8589934592 bit
Memory IC Type	DDR DRAM MODULE
memory width	64
Humidity sensitivity level	2
Number of functions	1
Number of ports	1
Number of terminals	200
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	95 °C
Minimum operating temperature
organize	128MX64
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM200,24
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	260
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	0.128 A
Maximum slew rate	1.96 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	NO
technology	CMOS
Temperature level	OTHER
Terminal form	NO LEAD
Terminal pitch	0.6 mm
Terminal location	ZIG-ZAG
Maximum time at peak reflow temperature	40

Preview

Download Datasheet

View All

256MB, 512MB, 1GB Unbuffered SODIMMs

DDR2 SDRAM

DDR2 Unbuffered SODIMM

200pin Unbuffered SODIMM based on 512Mb B-die

64bit Non-ECC

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,

AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL

INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar

applications where Product failure couldresult in loss of life or personal or physical harm, or any military or

defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Rev. 1.5 Aug. 2005

256MB, 512MB, 1GB Unbuffered SODIMMs

Input/Output Functional Description

Symbol

CK0-CK1

CKE0-CKE1

Type

Input

Function

DDR2 SDRAM

The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling

edge of CK . A Delay Locked Loop (DLL) circuit is driven from the clock input and output timing for read operations is syn-

chronized to the input clock.

Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low, By deactivating the clocks, CKE

low initiates the Power Down mode or the Self Refesh mode.

Enables the associated DDR2 SDRAM command decoder when low and disables the command decoder when high. When

the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by S0,

Rank 1 is selected by S1. Ranks are also called “Physical banks”.

When sampled at the cross point of the rising edge of CK and falling edge of CK, CAS, RAS, and WE define the operation

to be executed by the SDRAM.

Selects which DDR2 SDRAM internal bank is activated.

Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the DDR2 SDRAM Extended Mode Register

Set (EMRS).

During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK

and falling edge of CK. During a Read or Write command cycle, defines the column address when sampled at the cross

point of the rising edge of CK and falling edge of CK. In addition to the column address, AP is used to invoke autoprecharge

operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0-BAn defines the bank

to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction

with BA0-BAn to control which bank(s) to precharge. If AP is high, all banks will be pecharged regardiess of the state of

BA0-BAn inputs. If AP is low, then BA0-BAn are used to define which bank to precharge.

Data Input/Output pins.

The data write masks, associated with one data byte. In Write mode, DM operates as a byte

mask by allowing input data to be written if it is low but blocks the write operation if it is high. In

Read mode, DM lines have no effect.

The data strobes, associated with one data byte, sourced with data transfers. In Write mode,

the data strobe is sourced by the controller and is centered in the data window. In Read mode,

the data strobe is sourced by the DDR2 SDRAMs and is sent at the leading edge of the data

window. DQS signals are complements, and timing is relative to the crosspoint of respective

DQS and DQS If the module is to be operated in single ended strobe mode, all DQS signals

must be tied on the system board to VSS and DDR2 SDRAM mode registers programmed appropriately.

Power supplies for core, I/O, Serial Presence Detect, and ground for the module.

This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected to V

to act

as a pull up.

This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from SCL to V

to act as

a pull up.

Address pins used to select the Serial Presence Detect base address.

The TEST pin is reserved for bus analysis tools and is not connected on normal memory modules(SO-DIMMs).

Input

S0-S1

Input

RAS, CAS, WE

BA0~BA1

ODT0~ODT1

Input

A0~A9,

A10/AP,

A11~A13

Input

DQ0~DQ63

DM0~DM7

In/Out

Input

DQS0~DQS7

In/Out

SPD,V

SDA

SCL

SA0~SA1

TEST

Supply

In/Out

Input

In/Out

Rev. 1.5 Aug. 2005

Recommended Resources

The third delay circuit using 555 time base integrated circuit

Transformerless symmetrical input microphonic preamplifier circuit

X62W universal milling machine electrical schematic circuit

Circuit diagram of protected tracking adjustable voltage stabilized power supply composed of μA723

DZW75-48/50(50II) equalizing charge and floating charge conversion circuit

Tube ZELL power amplifier circuit diagram

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components