TC74ACT299F(TP1) datasheet, PDF

Datasheet> All Categories > logic> logic> TC74ACT299F(TP1)

TC74ACT299F(TP1): DescriptionIC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 0.200 INCH, PLASTIC, SOP-20, Shift Register; Categorylogic logic; File Size123KB，5 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Parametric Compare View All

TC74ACT299F(TP1) Overview

IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 0.200 INCH, PLASTIC, SOP-20, Shift Register

TC74ACT299F(TP1) Parametric

Parameter Name	Attribute value
Maker	Toshiba Semiconductor
Parts packaging code	SOIC
package instruction	SOP,
Contacts	20
Reach Compliance Code	unknown
Other features	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
Counting direction	BIDIRECTIONAL
series	ACT
JESD-30 code	R-PDSO-G20
length	12.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	PARALLEL IN PARALLEL OUT
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	13 ns
Certification status	Not Qualified
Maximum seat height	1.8 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	5.3 mm
minfmax	80 MHz

TC74ACT299F(TP1) Preview

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

TC74ACT299F(TP1) Related Products

	TC74ACT299F(TP1)	TC74ACT299F(EL)	TC74ACT299F(TP2)
Description	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 0.200 INCH, PLASTIC, SOP-20, Shift Register	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 0.200 INCH, PLASTIC, SOP-20, Shift Register	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 0.200 INCH, PLASTIC, SOP-20, Shift Register
Maker	Toshiba Semiconductor	Toshiba Semiconductor	Toshiba Semiconductor
Parts packaging code	SOIC	SOIC	SOIC
package instruction	SOP,	SOP,	SOP,
Contacts	20	20	20
Reach Compliance Code	unknown	unknown	unknow
Other features	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
series	ACT	ACT	ACT
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
length	12.8 mm	12.8 mm	12.8 mm
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT
Number of digits	8	8	8
Number of functions	1	1	1
Number of terminals	20	20	20
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	13 ns	13 ns	13 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.8 mm	1.8 mm	1.8 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.5 V	1.5 V	1.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5.3 mm	5.3 mm	5.3 mm
minfmax	80 MHz	80 MHz	80 MHz

Recommended Resources

Instantaneous water heater automatic constant temperature experimental circuit diagram

Electronic code lock opener circuit

power circuit.gif

Phone occupancy indicator circuit diagram

Quasi-synchronous decade counter circuit

875p computer motherboard circuit diagram_039

Transfer of basically new ZedBoard development board: [color=#ff0000]ZedBoard is a low-cost development board based on the Xilinx Zynq-7000 Extended Processing Platform (EPP). This board can run designs based on Linux, Android, Windows or other OS/RTOS. ...; rowen Buy&Sell

CPU card design example and program design--external authentication, card and ESAM common: /*******************************************Function name: ExternVerifyFunctionfunction: External authentication, common to cards and ESAMInput parameters: cReceCardData1[8] command data 8 bytes, cKey...; Jacktang Microcontroller MCU

Pay attention to mobile phone radiation standards: Mobile phone radiation standards have again attracted attention 2006-6-16The issue of mobile phone radiation standards has existed in China for many years. Recently, it has heated up sharply with a re...; ehk RF/Wirelessly

Infrared pyroelectric processing chip BISS0001: BISS0001 is a high-performance sensor signal processing integrated circuit, which is equipped with a pyroelectric infrared sensor and a small number of external components to form a passive pyroelectr...; rain MCU

Issues regarding I/O pin multiplexing with peripherals: For PIC24 series microcontrollers, when the I/O pins are multiplexed by peripheral function modules, do the LATx and PORTx registers still need to be set?...; 木易辉 Microchip MCU

EEWORLD University ---- Verilog HDL Design and Practice: Verilog HDL Design and Practice : https://training.eeworld.com.cn/course/4686"Verilog HDL Design and Practice" is divided into four parts: basic operations of ModelSim simulation tools and QuartusⅡ de...; 老白菜 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components