DSC-11524-813L datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> DSC-11524-813L

DSC-11524-813L: DescriptionDigital to Synchro or Resolver, Hybrid, DDIP-36; CategoryAnalog mixed-signal IC converter; File Size405KB，8 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

DSC-11524-813L Overview

Digital to Synchro or Resolver, Hybrid, DDIP-36

DSC-11524-813L Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	DIP
package instruction	DIP,
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum angular accuracy	4 arc min
Converter type	DIGITAL TO SYNCHRO OR RESOLVER
JESD-30 code	R-XDIP-P36
JESD-609 code	e0
length	48.1 mm
Maximum negative supply voltage	-15.75 V
Minimum negative supply voltage	-14.25 V
Nominal negative supply voltage	-15 V
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	UNSPECIFIED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	5.69 mm
Signal/output frequency	1000 Hz
Maximum supply voltage	15.75 V
Minimum supply voltage	14.25 V
Nominal supply voltage	15 V
surface mount	NO
technology	HYBRID
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

Preview

Download Datasheet

View All

DSC-11524

16-BIT HYBRID D/S AND D/R CONVERTER

PIN PROGRAMMABLE FOR SYNCHRO

OR RESOLVER OUTPUT

DESCRIPTION

The DSC-11524 is a versatile multi-

plying digital-to-analog converter.

The digital input represents an

angle, and the output is pin program-

mable for either resolver, sin/cos, or

three-line synchro type output. The

reference input will accept any wave-

form, even a sawtooth for CRT drive.

Because the reference is DC cou-

pled to the output, the DSC-11524

can be used in many configurations,

such as: a digital-to-synchro/resolver

converter using a sinusoidal refer-

ence as an input; a digital-to-sin/cos

DC converter using a DC reference;

a polar-to-rectangular converter

using a reference input proportional

to the radius vector; a rotating cart-

wheel sweep generator for PPI dis-

plays using a sawtooth reference.

Packaged in a 36-pin DDIP, the

DSC-11524 is a complete D/S and

D/R converter in one hybrid module.

Hybrid technology results in low

weight, low power consumption, very

high reliability, and a wide operating

temperature range. The DSC-11524

circuit design allows for higher accu-

racy and reduces the output scale

factor variation so that the output

can drive displays directly. The out-

put line-to-line voltage can be scaled

by external resistors. Other features

include high ac and DC common

mode rejection at the reference

input, and output short circuit protec-

tion.

FEATURES

•

15 mA RMS Output

•

11.8 V

L-L

Synchro, 11.8 V

L-L

Resolver, or 6.81 V

L-L

Resolver

Output

•

8 Bit/2 Byte Double-Buffered

Transparent Latches

Resolver Output

APPLICATIONS

Because of its high reliability, small

size and low power consumption the

hybrid DSC-11524 is ideal for the

most stringent and severe industrial

and military ground or avionics appli-

cations. All units are available with

MIL-PRF-38534 processing as a

standard option.

Among the many possible applica-

tions are computer-based systems

in which digital information is

processed, such as simulators, flight

trainers, flight instrumentation, fire

control systems, radar and naviga-

tion systems, and PPI displays

including moving target indicators.

•

Pin Programmable for Synchro or

•

16-Bit Resolutlon

•

Complete D/S and D/R Converter

•

Mate to DSC-36020 IBM

PC Card

•

DC-Coupled Reference Accepts Any

Waveform

•

Generates Sin/Cos DC or Rotating

PPI Sweep

•

High-Rel CMOS D/R Chip

•

No +5 V Supply Required

TEST POINT -R

SYNCHRO OR

RESOLVER

OUTPUT

(PIN JUMPER

PROGRAMMABLE)

HIGH ACCURACY

LOW SCALE FACTOR

VARIATION

REFERENCE

CONDITIONER

BITS 1-16

TRANSPARENT LATCH

ELECTRONIC

SCOTT-T OR

RESOLVER

SCALING

OUTPUT

AMPLIFIERS

REFERENCE

INPUTS

100 KΩ

26 V

100 KΩ

5 KΩ

ADJUSTABLE

1.3-26 V

5 KΩ

D/R

CONVERTER

BITS 1-8

BITS 9-16

DIGITAL INPUTS

FIGURE 1. DSC-11524 BLOCK DIAGRAM

® IBM is a registered trademark of International Business Machines Corporation.

Recommended Resources

Do you know the EMC testing work of microcontrollers?

Automatic control circuit that only allows the motor to run in one direction (Part 2)

Differential amplifier circuit diagram schematic diagram

Eight-level touch volume controller circuit diagram composed of 74L194

Motor automatic restart circuit

STK0080-2 power amplifier circuit

About the use of S3C44B0X data port: #define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1<<8)) ) | ((a&1)<<8),S3C44B0X_PDATF) In this macro statement, do I need to set GPGF as an input port before using inw(S3C44B0X_PDATF)? Then I can ((in...; rushi1980 Embedded System

Recruiting part-time personnel for driver development: Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...; chang0044 Embedded System

EE, you have made progress again: EE, you have made progress again. It has been a while since we last saw you. The mobile version of the forum is getting more and more powerful and easy to use. Keep it up. We can all see your progress...; Sur Talking

modelsim6.2 waveform: I use Modelsim se plus 6.2b to simulate Verilog program. The compilation is normal, but every time when I display the waveform, it is very strange. There is a waveform, but each signal always has only...; sxtz531 FPGA/CPLD

I am new to platformbuilder. After configuring, builder error occurs. I hope experts can give me some advice. Thank you.: --------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs CEBUILD: Skipping dir...; feitian9215 Embedded System

New dual-loop 900MHz and 1800MHz frequency band digital tuning system: A new dual-loop digital tuning system for 900MHz and 1800MHz frequency bands Abstract: A new digital tuning system consisting of DDS + dual PLL is studied : A loop generates the clock signal required ...; feifei Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components