54F378FM datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> 54F378FM

54F378FM: DescriptionParallel D Register with Enable; Categorylogic logic; File Size166KB，8 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

54F378FM Overview

Parallel D Register with Enable

54F378FM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	CERPACK-16
Reach Compliance Code	unknown
Other features	WITH HOLD MODE
series	F/FAST
JESD-30 code	R-GDFP-F16
JESD-609 code	e0
length	9.6645 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Sup	70000000 Hz
MaximumI(ol)	0.02 A
Number of digits	6
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	45 mA
propagation delay (tpd)	10.5 ns
Certification status	Not Qualified
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	6.604 mm
minfmax	70 MHz
Base Number Matches	1

54F378FM Related Products

	54F378FM	54F378DM	74F378SC	74F378SJ	54F378LM
Description	Parallel D Register with Enable	Parallel D Register with Enable	Parallel D Register with Enable	Parallel D Register with Enable	Parallel D Register with Enable
Is it Rohs certified?	incompatible	incompatible	-	-	incompatible
Maker	National Semiconductor（TI ）	National Semiconductor（TI ）	-	-	National Semiconductor（TI ）
package instruction	CERPACK-16	DIP-16	-	-	CERAMIC, LCC-20
Reach Compliance Code	unknown	unknown	-	-	unknown
Other features	WITH HOLD MODE	WITH HOLD MODE	-	-	WITH HOLD MODE
series	F/FAST	F/FAST	-	-	F/FAST
JESD-30 code	R-GDFP-F16	R-GDIP-T16	-	-	S-CQCC-N20
JESD-609 code	e0	e0	-	-	e0
length	9.6645 mm	19.43 mm	-	-	8.89 mm
Load capacitance (CL)	50 pF	50 pF	-	-	50 pF
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	-	-	D FLIP-FLOP
Maximum Frequency@Nom-Sup	70000000 Hz	70000000 Hz	-	-	70000000 Hz
MaximumI(ol)	0.02 A	0.02 A	-	-	0.02 A
Number of digits	6	6	-	-	6
Number of functions	1	1	-	-	1
Number of terminals	16	16	-	-	20
Maximum operating temperature	125 °C	125 °C	-	-	125 °C
Minimum operating temperature	-55 °C	-55 °C	-	-	-55 °C
Output polarity	TRUE	TRUE	-	-	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	-	-	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP	DIP	-	-	QCCN
Encapsulate equivalent code	FL16,.3	DIP16,.3	-	-	LCC20,.35SQ
Package shape	RECTANGULAR	RECTANGULAR	-	-	SQUARE
Package form	FLATPACK	IN-LINE	-	-	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	-	-	NOT SPECIFIED
power supply	5 V	5 V	-	-	5 V
Maximum supply current (ICC)	45 mA	45 mA	-	-	45 mA
propagation delay (tpd)	10.5 ns	8.5 ns	-	-	10.5 ns
Certification status	Not Qualified	Not Qualified	-	-	Not Qualified
Maximum seat height	2.032 mm	5.08 mm	-	-	1.905 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	-	-	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	-	-	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	-	-	5 V
surface mount	YES	NO	-	-	YES
technology	TTL	TTL	-	-	TTL
Temperature level	MILITARY	MILITARY	-	-	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	-	-	NO LEAD
Terminal pitch	1.27 mm	2.54 mm	-	-	1.27 mm
Terminal location	DUAL	DUAL	-	-	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-	-	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	-	-	POSITIVE EDGE
width	6.604 mm	7.62 mm	-	-	8.89 mm
minfmax	70 MHz	80 MHz	-	-	70 MHz
Base Number Matches	1	1	-	-	1

Recommended Resources

PLB-1 generator overcurrent and overvoltage protector circuit block diagram

Delay lamp circuit using application specific integrated circuit

Complementary symmetrical OTL circuit

Digital conversion circuit for measuring angle using angular velocity signal

Computer motherboard circuit diagram 440GX_27

Rice cooker circuit diagram 01

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components