This product has been retired and is not recommended for designs. For new and current designs,
S29AL016D
supersedes
Am29LV160B
and is the factory-recommended migration path. Please refer to
the
S29AL016D
datasheet for specifications and ordering information. Availability of this document is
retained for reference and historical purposes only.
June 2005
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that
originally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appro-
priate, and changes will be noted in a revision summary.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number
21358
Revision
H
Amendment
4
Issue Date
June 6, 2005
THIS PAGE LEFT INTENTIONALLY BLANK.
Am29LV160B
16 Megabit (2 M x 8-Bit/1 M x 16-Bit)
CMOS 3.0 Volt-only Boot Sector Flash Memory
This product has been retired and is not recommended for designs. For new and current designs, S29AL016D supersedes Am29LV160B and is the factory-recommended migration path.
Please refer to the S29AL016D datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
■
Single power supply operation
— Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
— Regulated voltage range: 3.0 to 3.6 volt read and
write operations and for compatibility with high
performance 3.3 volt microprocessors
■
Manufactured on 0.32 µm process technology
■
High performance
— Full voltage range: access times as fast as 80 ns
— Regulated voltage range: access times as fast as
70 ns
■
Ultra low power consumption (typical values at
5 MHz)
— 200 nA Automatic Sleep mode current
— 200 nA standby mode current
— 9 mA read current
— 20 mA program/erase current
■
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
thirty-one 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
thirty-one 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
— A hardware method of locking a sector to prevent any
program or erase operations within that sector
— Sectors can be locked in-system or via programming
equipment
■
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
■
Minimum 1,000,000 write cycle guarantee
per sector
■
20-year data retention at 125°C
— Reliable operation for the life of the system
■
Package option
— 48-ball FBGA
— 48-pin TSOP
— 44-pin SO
■
CFI (Common Flash Interface) compliant
— Provides device-specific information to the
system, allowing host software to easily
reconfigure for different Flash devices
■
Compatibility with JEDEC standards
— Pinout and software compatible with single-
power supply Flash
— Superior inadvertent write protection
■
Data# Polling and toggle bits
— Provides a software method of detecting program
or erase operation completion
■
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion (not available
on 44-pin SO)
■
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
■
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
■
Unlock Bypass Program Command
— Reduces overall programming time when issuing
multiple program command sequences
■
Top or bottom boot block configurations
available
This Data Sheet states AMD’s current technical specifications regarding the Product described herein. This Data
Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.
Publication#
21358
Rev:
H
Amendment/4
Issue Date:
June 6, 2005
GENERAL DESCRIPTION
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The de-
vice is offered in 48-ball FBGA, 44-pin SO, and 48-pin
TSOP packages. The word-wide data (x16) appears on
DQ15–DQ0; the byte-wide (x8) data appears on DQ7–
DQ0. This device is designed to be programmed in-system
with the standard system 3.0 volt V
CC
supply. A 12.0 V V
PP
or 5.0 V
CC
are not required for write or erase operations.
The device can also be programmed in standard
EPROM programmers.
The device offers access times of 70, 80, 90, and 120
ns, allowing high speed microprocessors to operate
without wait states. To eliminate bus contention the de-
vice has separate chip enable (CE#), write enable
(WE#) and output enable (OE#) controls.
The device requires only a
single 3.0 volt power sup-
ply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The Am29LV160B is entirely command set compatible
with the
JEDEC single-power-supply Flash stan-
dard.
Commands are written to the command register
using standard microprocessor write timings. Register
contents serve as input to an internal state-machine
that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase,
the device automatically times the erase pulse widths
and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write operations
during power transitions. The
hardware sector protec-
tion
feature disables both program and erase
operations in any combination of the sectors of memory.
This can be achieved in-system or via programming
equipment.
The
Erase Suspend/Erase Resume
feature enables
the user to put erase on hold for any period of time to
read data from, or program data to, any sector that is
not selected for erasure. True background erase can
thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to
the system reset circuitry. A system reset would thus
also reset the device, enabling the system micropro-
cessor to read the boot-up firmware from the Flash
memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both these modes.
AMD’s Flash technology combines years of Flash mem-
ory manufacturing experience to produce the highest
levels of quality, reliability and cost effectiveness. The
device electrically erases all bits within a sector si-
I use the WaitForMultipleObjects function to wait for some signals. The strange thing is that why the waiting time becomes twice the time I set? For example, if I set the waiting time to 30 seconds, I...
In the process of learning Siemens programming software (Step7, WINCC ), if you only use STEP7 programming and WINCC as the interface, it will be boring. We can use the PLC simulation software S7-PLCS...
1. Absolute value function (1) _abs() C code: int _abs(int src) Assembly: ABS Function: Calculate the absolute value of 32-bit data (2) _labs() C code: int _labs(long src) Assembly: ABS Function: Calc...
The program is Ti's 2812 double closed loop and open loop. Different variables are displayed using graphs. It is always a messy graph like this. Please help me. Thank you very much! ! ! QQ: 1097734349...
The Linux kernel can accept certain command line options or boot parameters when it boots. When the kernel cannot recognize certain hardware and cannot set hardware parameters or in order to avoid the...
I use the TMS320LF2407 chip and wrote a three-phase DSP program. In simulation mode, the PWM pin has no output, PDPINT is high, and CMPR1, CMPR2, and CMPR3 are normal when using the graphics function....
Guangdong Traffic Regulation No. 355
To all municipal transportation bureaus (commissions) above the prefecture level, provincial transportation groups, Guangdong Power Grid Compa...[Details]
Recently, the Provincial Development and Reform Commission and the Provincial Poverty Alleviation Office jointly organized the application for a number of centralized photovoltaic poverty alleviation ...[Details]
The update interrupt initialization configuration of the stm32 advanced timer TIM1 is not much different from that of the ordinary timer. What needs to be paid attention to is the configuration of TI...[Details]
The goal of this article is to build a TCP client based on the previous project that can ping the PC, and can actively send data to the PC, and can also send and receive data with the PC, and display...[Details]
1. Determination of STM32 ADC sampling frequency 1. First, read some information to determine the ADC clock: (1) The ADCCLK clock provided by the clock controller is synchronized with the PCLK2 (A...[Details]
According to MEMS Consulting, Japan's
Toshiba
will further develop its automotive
LiDAR
(laser radar) semiconductor business, mainly focusing on: (1)
light receiving elements use...[Details]
I am going to do a project recently, which requires counting the frequency and duty cycle of the external PWM signal. The chip used is STM32F207 Looking at the datasheet, I found that one of the ma...[Details]
The watchdog timer is used to prevent the program from running away due to strong interference noise caused by power supply, space electromagnetic interference or other reasons. Many microcontrollers...[Details]
The article is written for LPC2148, but it is also applicable to Samsung's 44B0 chip. You only need to select S3C44B0 as the corresponding CPU when selecting it. JLINK debugging experience un...[Details]
Making a digital sampling oscilloscope has been my long-standing wish, but after all, this goal is quite difficult, and there are too many aspects involved, such as analog front-end circuit, high-spe...[Details]
The clock system of STM32 can be directly summarized in a diagram (from the STM32F10X reference manual). The following is an analysis of this diagram 1. STM32 input clock source 1.1 Function of cl...[Details]
T1 or T2 are two timers/counters of MCS-51 microcontroller. The first method can use two timers/counters to generate rectangular waves. In order to save interface resources, the second method is used...[Details]
The following comes from - "cortex-M3 Definitive Guide" Special function register group: Program Status Registers (PSRs or xPSRs) Interrupt mask register group (PRIMASK, FAULTMASK, and BASEPRI) ...[Details]
China Energy Storage Network News:
New era, new mission, new journey, the clarion call of the 19th National Congress report is loud and inspiring. Against this background, State Grid Corporat...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
