EEWORLDEEWORLDEEWORLD

Part Number

Search

TTMM54HC42W/883

Description
Decimal Decoder/Driver, CMOS, CDFP16
Categorylogic    logic   
File Size165KB,3 Pages
ManufacturerTwilight Technology Inc.
Download Datasheet Parametric View All

TTMM54HC42W/883 Overview

Decimal Decoder/Driver, CMOS, CDFP16

TTMM54HC42W/883 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTwilight Technology Inc.
package instructionDFP, FL16,.3
Reach Compliance Codeunknown
JESD-30 codeR-XDFP-F16
Logic integrated circuit typeDECIMAL DECODER/DRIVER
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC
encapsulated codeDFP
Encapsulate equivalent codeFL16,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply2/6 V
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
MSP430 Common Errors and Solutions
[size=16px][b]1. Set the number of characters for the Tab key indentation of IAR software[/b][/size] [size=16px] Method: Tools-Options-Editor-Tab Size, change the number at the end as usual.[/size] [s...
qinkaiabc Microcontroller MCU
Zigbee address allocation
Is the address of Zigbee automatically assigned or self-assigned? Can the other two terminal devices transmit information through the router?...
hytz845 RF/Wirelessly
I also sell a few books. Check to see if there are any books you need that have already been published.
[i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...
wlzeagle Buy&Sell
Glowing bicycle tires
In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...
xyh_521 Creative Market
When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?
I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...
U201015703 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2343  2866  385  135  459  48  58  8  3  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号