DM74S381N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74S381N

DM74S381N: DescriptionArithmetic Logic Unit, S Series, 4-Bit, TTL, PDIP20, PLASTIC, DIP-20; Categorylogic logic; File Size106KB，6 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric Compare View All

DM74S381N Overview

Arithmetic Logic Unit, S Series, 4-Bit, TTL, PDIP20, PLASTIC, DIP-20

DM74S381N Parametric

Parameter Name	Attribute value
Maker	Rochester Electronics
package instruction	DIP,
Reach Compliance Code	unknown
Other features	CAPABLE OF 3 LOGIC & ARITHMETIC OPERATIONS; INTERNAL CARRY AND HIGHER ORDER LOOKAHEAD
series	S
JESD-30 code	R-PDIP-T20
length	26.075 mm
Logic integrated circuit type	ARITHMETIC LOGIC UNIT
Number of digits	4
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	30 ns
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

DM74S381N Preview

DM74S381 Arithmetic Logic Unit Function Generator

June 1989

DM74S381 Arithmetic Logic

Unit Function Generator

General Description

The ’S381 is a Schottky TTL arithmetic logic unit (ALU)

function generator that performs eight binary arithmetic log-

ic operations on two 4-bit words as shown in the function

table These operations are selected by the three function-

select lines (S0 S1 S2) A full carry look-ahead circuit is

provided for fast simultaneous carry generation by means

of two cascade outputs (P and G) for the four bits in the

package The method of cascading 54S182 74S182 look-

ahead carry generators with these ALU’s to provide multi-

level full carry look-ahead is illustated under typical applica-

tions data for the ’S182 The typical addition times shown

illustrate the short delay time required for addition of longer

words when full look-ahead is employed The exclusive-OR

AND or OR function of two Boolean variables is provided

without the use of external circuitry Also the outputs can

be either cleared (low) or preset (high) as desired

Features

A fully parallel 4-Bit ALU in 20-pin package for 0 300-

inch row spacing

Ideally suited for high-density economical processors

Parallel inputs and outputs and full look-ahead provide

system flexibility

Arithmetic and logic operations selected specifically to

simplify system implementation

A minus B

B minus A

A plus B

and five other functions

Schottky-clamped for high performance

16-bit add time

26 ns typ using look-ahead

32-bit add time

34 ns typ using look-ahead

Connection Diagram

Dual-In-Line Package

Pin Designations

Designation

A3 A2 A1 A0

B3 B2 B1 B0

S2 S1 S0

Pin Nos

17 19 1 3

16 18 2 4

7 6 5

Function

Word A Inputs

Word B Inputs

Function-Select

Inputs

Carry Input for

Addition Inverted

Carry Input for

Subtraction

Function Outputs

Inverted Carry

Propagate Output

Inverted Carry

Generated Output

Supply Voltage

Ground

F3 F2 F1 F0

TL F 6487 – 1

12 11 9 8

Order Number DM74S381N

See NS Package Number N20A

Function Table

Selection

Arithmetic Logic

Operation

CLEAR

B MINUS A

A MINUS B

A PLUS B

PRESET

GND

high level L

low level

1995 National Semiconductor Corporation

TL F 6487

RRD-B30M105 Printed in U S A

Absolute Maximum Ratings

(Note)

Supply Voltage

Input Voltage

Operating Free Air Temperature Range

Storage Temperature Range

5 5V

0 C to

70 C

65 C to

150 C

Note

The ‘‘Absolute Maximum Ratings’’ are those values

beyond which the safety of the device cannot be guaran-

teed The device should not be operated at these limits The

parametric values defined in the ‘‘Electrical Characteristics’’

table are not guaranteed at the absolute maximum ratings

The ‘‘Recommended Operating Conditions’’ table will define

the conditions for actual device operation

Recommended Operating Conditions

Symbol

Parameter

Supply Voltage

High Level Input Voltage

Low Level Input Voltage

High Level Output Current

Low Level Output Current

Free Air Operating Temperature

Min

4 75

Nom

Max

5 25

Units

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol

Parameter

Input Clamp Voltage

High Level Output

Voltage

Low Level Output

Voltage

Input Current

Input Voltage

Max

Conditions

Min I

e b

18 mA

Min I

Max

Max V

Min

Min I

Max

Min V

Max

Max V

5 5V

Max

2 7V

Any S

Any Other

Low Level Input

Current

Max

0 5V

Any S

Any Other

Short Circuit

Output Current

Supply Current

Max (Note 2)

Max

Min

Typ

(Note 1)

Max

1 2

Units

250

200

100

High Level Input

Current

105

160

Note 1

All typicals are at V

5V T

25 C

Note 2

Not more than one output should be shorted at a time and the duration should not exceed one second

Switching Characteristics

at V

5V and T

25 C (See Section 1 for Test Waveforms and Output Load)

280X

Symbol

Parameter

From (Input)

To (Output)

Cn to

Any F

Cn to

Any F

A or B

to G

A or B

to G

A or B

to P

A or B

to P

or B

to F

or B

to F

S to

Any

S to

Any

15 pF

Min

PLH

PHL

PLH

PHL

PLH

PHL

PLH

PHL

PLH

PHL

Propagation Delay Time

Low to High Level Output

Propagation Delay Time

High to Low Level Output

Propagation Delay Time

Low to High Level Output

Propagation Delay Time

High to Low Level Output

Propagation Delay Time

Low to High Level Output

Propagation Delay Time

High to Low Level Output

Propagation Delay Time

Low to High Level Output

Propagation Delay Time

High to Low Level Output

Propagation Delay Time

Low to High Level Output

Propagation Delay Time

High to Low Level Output

Max

50 pF

Min

Max

Units

Logic Diagram

TL F 6487 – 2

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

DM74S381N Related Products

	DM74S381N
Description	Arithmetic Logic Unit, S Series, 4-Bit, TTL, PDIP20, PLASTIC, DIP-20
Maker	Rochester Electronics
package instruction	DIP,
Reach Compliance Code	unknown
Other features	CAPABLE OF 3 LOGIC & ARITHMETIC OPERATIONS; INTERNAL CARRY AND HIGHER ORDER LOOKAHEAD
series	S
JESD-30 code	R-PDIP-T20
length	26.075 mm
Logic integrated circuit type	ARITHMETIC LOGIC UNIT
Number of digits	4
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	30 ns
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

Recommended Resources

Minimum system interface circuit based on AT89C52 microcontroller

AD7730 internal functional block diagram and pin function diagram

Temperature control system block diagram

silicon bridge rectifier

1MHz oscillator circuit

Infrared remote control household appliance power socket

WinCE5.0 system failed to start, please give me some advice: The following is the prompt of DNW output: Microsoft Windows CE Ethernet Bootloader Common Library Version 1.0 Built Mar 13 2003 23:05:42 FMD::FMD_Init FMD::FMD_Init Done TOC_Read -TOC_Read YCTek 2440...; dwday Embedded System

Do not connect copper wire and aluminum wire together: [align=left][size=4]Briefly introduce the advantages and disadvantages of copper wire and aluminum wire: [/size][/align][align=left][size=4]For the same area [/size][/align][align=left][size=4] [/size...; qwqwqw2088 Analogue and Mixed Signal

How to understand the following codes: #define Set_Cs GPIOD-ODR |= ( 112 );#define Clr_Cs GPIOD-ODR = ~( 112 ); #define Set_Rs GPIOD-ODR |= ( 113 );#define Clr_Rs GPIOD-ODR = ~( 113 ); #define Set_nWr GPIOD-ODR |= ( 114 );#define Clr_nWr G...; yangzichen stm32/stm8

Is there a problem with the FPGA minimum system?: Dear experts, this is the FPGA minimum system I drew by myself. After soldering, I can download the program, but the program does not seem to run. All pins output high level. I don’t know if there is ...; 沉默珏殇 FPGA/CPLD

BlueNRG/-MS default firmware configuration? ?: BlueNRG-MS has its own BLE stack firmware. Its peripheral connections vary depending on the firmware configuration, such as 16MHZ/32MHZ? SMPS ON/OFF, 32K internal/external? So I want to know what the ...; melau MEMS sensors

Advantages and prospects of CC1312R compared with CC1310: 1. Introduction to CC1310 CC1310 is a cost-effective ultra-low power RF device below 1GHz. It is highly integrated with active RF and MCU with ultra-low current consumption. This excellent performance...; 火辣西米秀 Wireless Connectivity

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components