EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74ALS646-1WM

Description
Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO24, SOP-24
Categorylogic    logic   
File Size108KB,6 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

DM74ALS646-1WM Overview

Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO24, SOP-24

DM74ALS646-1WM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeSOIC
package instructionSOP, SOP24,.4
Contacts24
Reach Compliance Codeunknown
Control typeINDEPENDENT CONTROL
Counting directionBIDIRECTIONAL
seriesALS
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length15.4 mm
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.048 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP24,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)88 mA
Prop。Delay @ Nom-Sup20 ns
propagation delay (tpd)17 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)5.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
Trigger typePOSITIVE EDGE
width7.5 mm

DM74ALS646-1WM Preview

DM74ALS646/74ALS646-1 Octal 3-STATE Bus Transceiver and Register
February 1998
DM74ALS646/74ALS646-1
Octal 3-STATE Bus Transceiver and Register
General Description
This device incorporates an octal bus transceiver and an oc-
tal D-type register configured to enable multiplexed trans-
mission of data from bus to bus or internal register to bus.
This bus transceiver features totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic level drive provides this device with the
capability of being connected directly to and driving the bus
lines in a bus-organized system without the need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional bus
drivers, and working registers.
The ’ALS646-1 version features the same performance as
the standard version with the addition of increased current
drive capability to meet the current requirement of various
bus architectures. For all ALS-1 products, the recommended
maximum I
OL
is increased to 48 mA.
The registers in the ’ALS646 are edge-triggered D-type
flip-flops. On the positive transition of the clock (CAB or
CBA), the input bus data is stored into the appropriate regis-
ter. The CAB input controls the transfer of data into the A reg-
ister and the CBA input controls the B register.
The SAB and SBA control pins are provided to select
whether real-time data or stored data is transferred. A low in-
put level selects real-time data, and a high level selects
stored data. The select controls have a “make before break”
configuration to eliminate a glitch which would normally oc-
cur in a typical multiplexer during the transition between
store and real-time data.
The enable G and direction control pins provide four modes
of operation: real-time data transfer from bus A to B,
real-time data transfer from bus B to A, real-time bus A
and/or B data transfer to internal storage, or internally stored
data transfer to bus A or B.
When the enable G pin is low, the direction pin selects which
bus receives data. When the enable G pin is high, both
buses become disabled yet their input function is still en-
abled.
Features
n
Maximum I
OL
increased to 48 mA for ’ALS646-1 product
n
Switching specifications at 50 pF
n
Switching specifications guaranteed over full
temperature and V
CC
range
n
Advanced oxide-isolated, ion-implanted Schottky TTL
process
n
3-STATE buffer outputs drive bus lines directly
n
Multiplexed real-time and stored data
n
Independent registers for A and B buses
Connection Diagram
DS009172-1
Order Number DM74ALS646WM, 74ALS646-1WM,
DM74ALS646NT or 74ALS646-1NT
See Package Number M24B or N24C
© 1998 Fairchild Semiconductor Corporation
DS009172
www.fairchildsemi.com
Absolute Maximum Ratings
(Note 2)
Supply Voltage
Input Voltage
Control Inputs
I/O Ports
Operating Free-Air Temperature
7V
7V
5.5V
Range
Storage Temperature Range
Typical
θ
JA
N Package
M Package
0˚C to +70˚C
−65˚C to +150˚C
44.5˚C/W
80.5˚C/W
Recommended Operating Conditions
Symbol
Parameter
Min
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W
t
SU
t
H
T
A
Supply Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
Low Level Output Current
Clock Frequency
Pulse Duration, Clocks Low or High
Data Setup Time, A before CAB or B before CBA
(Note 3)
Data Hold Time, A after CAB or B after CBA (Note 3)
Free Air Operating Temperature
10
0
70
ALS646
ALS646-1
0.8
−15
24
48
40
MHz
ns
ns
ns
˚C
DM74ALS646/
74ALS646-1
Nom
5
Max
5.5
V
V
V
mA
mA
Units
Note 1:
This product meets application requirements of 500 temperature cycles from −65˚C to +150˚C.
Note 2:
The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these
limits. The parametric values defined in the “Electrical Characteristics” table are not guaranteed at the absolute maximum ratings. The “Recommended Operating
Conditions” table will define the conditions for actual device operation.
Note 3:
= With reference to the low to high transition of the respective clock.
Electrical Characteristics
over recommended free air temperature range
Symbol
V
IC
V
OH
Parameter
Input Clamp Voltage
High Level Output
Voltage
V
OL
Low Level Output
Voltage
I
I
I
IH
I
IL
I
O
I
CC
Input Current at Maximum
Input Voltage
High Level Input Current
Low Level Input
Current
Output Drive Current
Supply Current
V
CC
= Max
Test Conditions
V
CC
= Min, I
I
= −18 mA
V
CC
= 4.5V to 5.5V
I
OH
= −0.4 mA
= Min
V
CC
I
OH
= −3 mA
I
OH
= Max
V
CC
= Min
I
OL
= 12 mA
I
OL
= 24 mA
I
OL
= 48 mA
I/O Ports, V
I
= 5.5V
Control Inputs, V
I
= 7V
Min
V
CC
− 2
2.4
2
0.25
0.35
0.35
0.4
0.5
0.5
100
100
20
−200
−200
−30
47
55
55
−112
76
88
88
mA
mA
µA
µA
µA
V
3.2
V
Typ
Max
−1.2
Units
V
V
CC
= Max, V
I
= 2.7V (Note 4)
V
CC
= Max,
Control Inputs
V
I
= 0.4V, (Note 4)
I/O Ports
= Max, V
O
= 2.25V
V
CC
V
CC
= Max
Outputs High
Outputs Low
Outputs Disabled
Note 4:
For I/O ports the 3-STATE output currents (I
OZH
and I
OZL
) are included in the I
IH
and I
IL
parameters.
www.fairchildsemi.com
2
Switching Characteristics
over recommended operating free air temperature range (Note 5)
Symbol
Parameter
Conditions
From (Input)
To (Output)
DM74ALS646/
74ALS646-1
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Propagation Delay Time
Low to High Level Output
(with A or B Low) (Note 6)
t
PHL
Propagation Delay Time
High to Low Level Output
(with A or B Low) (Note 6)
t
PLH
Propagation Delay Time
Low to High Level Output
(with A or B High) (Note 6)
t
PHL
Propagation Delay Time
High to Low Level Output
(with A or B High) (Note 6)
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Enable Time
to High Level Output
Output Enable Time
to Low Level Output
Output Disable Time
from High Level Output
Output Disable Time
from Low Level Output
Output Enable Time
to High Level Output
Output Enable Time
to Low Level Output
Output Disable Time
from High Level Output
Output Disable Time
from Low Level Output
Note 5:
See Section 1 for test waveforms and output load.
Note 6:
These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
Units
Max
30
17
20
12
ns
ns
ns
ns
V
CC
= 4.5V to 5.5V,
C
L
= 50 pF,
R
1
= R
2
= 500Ω,
T
A
= Min to Max
CBA or CAB
to A or B
CBA or CAB
to A or B
A or B to
B or A
A or B to
B or A
SBA or SAB
to A or B
SBA or SAB
to A or B
SBA or SAB
to A or B
SBA or SAB
to A or B
G to
A or B
G to
A or B
G to
A or B
G to
A or B
DIR to
A or B
DIR to
A or B
DIR to
A or B
DIR to
A or B
10
5
5
3
12
35
ns
5
20
ns
6
25
ns
5
3
5
1
2
6
5
1
2
20
17
20
10
16
30
25
10
16
ns
ns
ns
ns
ns
ns
ns
ns
ns
Function Table
Inputs
G
X
X
H
H
DIR
X
X
X
X
CAB
Data I/O
(Note 7)
SAB
X
X
X
X
SBA
X
X
X
X
A1 thru A8
Input
Not Specified
Input
Input
B1 thru B8
Not Specified
Input
Input
Input
Operation or Function
Store A, B Unspecified
Store B, A Unspecified
Store A and B Data
Isolation, Hold Storage
CBA
X
X
H/L
H/L
3
www.fairchildsemi.com
Function Table
G
L
L
L
L
DIR
L
L
H
H
CAB
X
X
X
H/L
(Continued)
Data I/O
(Note 7)
SAB
X
X
L
H
SBA
L
H
X
X
A1 thru A8
Output
Output
Input
Input
B1 thru B8
Input
Input
Output
Output
Real-Time B Data to a Bus
Stored B Data to a Bus
Real-Time A Data to B Bus
Stored A Data to B Bus
Operation or Function
Inputs
CBA
X
H/L
X
X
Note 7:
The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the
bus pins will be stored on every low-to-high transition on the clock inputs.
H = High Logic Level, L = Low Logic Level, X = Don’t Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding
transitions,
= Positive going edge of pulse.
Logic Diagram
DS009172-2
www.fairchildsemi.com
4
Physical Dimensions
inches (millimeters) unless otherwise noted
S.O. Package (WM)
Order Number DM74ALS646WM or 74ALS646-1WM
Package Number M24B
Molded Dual-In-Line Package (NT)
Order Number DM74ALS646NT or 74ALS646-1NT
Package Number N24C
5
www.fairchildsemi.com

DM74ALS646-1WM Related Products

DM74ALS646-1WM DM74ALS646-1NT
Description Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO24, SOP-24 Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDIP24, PLASTIC, DIP-24
Is it Rohs certified? incompatible incompatible
Maker Fairchild Fairchild
Parts packaging code SOIC DIP
package instruction SOP, SOP24,.4 PLASTIC, DIP-24
Contacts 24 24
Reach Compliance Code unknown unknown
Control type INDEPENDENT CONTROL INDEPENDENT CONTROL
Counting direction BIDIRECTIONAL BIDIRECTIONAL
series ALS ALS
JESD-30 code R-PDSO-G24 R-PDIP-T24
JESD-609 code e0 e0
length 15.4 mm 31.915 mm
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
MaximumI(ol) 0.048 A 0.048 A
Number of digits 8 8
Number of functions 1 1
Number of ports 2 2
Number of terminals 24 24
Maximum operating temperature 70 °C 70 °C
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP
Encapsulate equivalent code SOP24,.4 DIP24,.3
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V
Maximum supply current (ICC) 88 mA 88 mA
Prop。Delay @ Nom-Sup 20 ns 20 ns
propagation delay (tpd) 17 ns 17 ns
Certification status Not Qualified Not Qualified
Maximum seat height 2.65 mm 5.08 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES NO
technology TTL TTL
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
translate N/A N/A
Trigger type POSITIVE EDGE POSITIVE EDGE
width 7.5 mm 7.62 mm
Is the '*' symbol in Verilog considered a multiplier?
Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...
1nnocent FPGA/CPLD
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange
AVR MCU proteus simulation
The source file (c file) cannot be downloaded during simulation. Please help....
加油费 Microchip MCU
Regarding a question about Quartus, please help me with some advice
I'm a newbie and I've just started using Quartus II. I have a question: Can I only compile files with the same name as the top-level entity each time Quartus compiles? What should I do if I want to co...
love2008 Embedded System
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Creative Market
A short program for NIOS
I read the program in "Those Things About NIOS", in the serial communication section, I have a little question about the typedef struct { //receiving registerunion{struct{volatile unsigned long int RE...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1799  2215  1740  237  2439  37  45  36  5  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号