EEWORLDEEWORLDEEWORLD

Part Number

Search

BCM56820

Description
12 X 10-GBE 8 X HG[16] 4 X 1-GBE MULTILAYER ETHERNET SWITCH
File Size389KB,2 Pages
ManufacturerBroadcom
Download Datasheet Compare View All

BCM56820 Overview

12 X 10-GBE 8 X HG[16] 4 X 1-GBE MULTILAYER ETHERNET SWITCH

BCM56821
®
Brief
SUMMARY OF BENEFITS
High level of integration and low power consumption enable
high-performance, high-port density 10-GbE in the same form
factor as 1-GbE solutions.
12 X 10-GBE + 8 X HG[16] + 4 X 1-GBE MULTILAYER ETHERNET SWITCH
FEATURES
Provides 12 10-Gigabit Ethernet (10-GbE) ports + 8 HG[16] ports
+ four 1-GbE ports; each of the HG/10-GbE ports can also support
1 GbE, 2.5 GbE, or 10 GbE, as well as HiGig™/HiGig2™
protocols.
Line rate full-duplex switching for 252+ Gbps.
Built-in Layer 2 (L2), VLAN, and Layer 3 (L3) tables with 10
Quality of Service (QoS) queues per port.
Intelligent Traffic Management with SAFC supports storage,
HPC, video, voice, and data over unified 10-GbE fabric enabling
convergence in the data center.
industry-leading 10-GbE port density empower next-generation
Enterprise aggregation and data center applications.
L o w p o w e r , s up e r i o r E nt e r p r i s e c l a s s f e a t ur e s , a nd
Multistage ingress and egress ContentAware™ Engine for deep
packet inspection and classification provides flexible ingress and
egress Access Control Lists (ACL), IPv4/v6 µflow, proprietary
headers, and multi-tuple lookups, all at line rate.
Advanced load balancing, fast hardware failover and recovery
(< 10
μs),
and ultralow latency (< 1
μs)
provide high
performance, scalable, and reliable solutions for High
Performance Computing (HPC) environments.
IPv4 and IPv6 Virtual Routing with full support for L2/L3 tunnels
(Generic Routing Encapsulation [GRE], IPv4 over IPv6, IPv6 over
IPv4, Queue in Queue [QinQ], 802.1ah)
Robust integrated SerDes, on-chip packet buffer memory, and
PLLs accelerate system design and drastically reduce cost and
conserve board space.
Intelligent scheduler supports Strict Priority (SP), Weighted
Round Robin (WRR), and Deficit Round Robin (DRR) with built-
in Weighted Random Early Discard (WRED) and Explicit
Congestion Notification (ECN) for congestion avoidance.
(SAFC) mechanism allows in-band backpressure per Class of
Service (CoS).
Sixth-generation HiGig/HiGig2 stacking technology facilitates
full-speed upgrade while maintaining compatibility with existing
deployed switches.
Development Kit (SDK) enable software reuse from existing
deployed systems and faster time-to-market.
IEEE 802.3™ Link Pause and Service Aware Flow Control™
Fully compatible Broadcom software API and Software
Full support for tricolor marking and metering with policing on
ingress and egress separately (RFC-2698 and MEF).
Multiport Multilayer Ethernet Switching
8 x HG[16]
HiGig
HiGig
HiGig
HiGig
HiGig
HiGig
HiGig
HiGig
L2/VLAN Tables
Scheduling
Multistage Classifier
L3 Tables With VRF
Security
Advanced Buffer MMU
Flow Control
PCIe™/PCI
12 x 10-GbE + 4 x 1-GbE MACs with Integrated SerDes

BCM56820 Related Products

BCM56820 BCM56821 BCM56821A0KFSBG
Description 12 X 10-GBE 8 X HG[16] 4 X 1-GBE MULTILAYER ETHERNET SWITCH 12 X 10-GBE 8 X HG[16] 4 X 1-GBE MULTILAYER ETHERNET SWITCH 12 X 10-GBE 8 X HG[16] 4 X 1-GBE MULTILAYER ETHERNET SWITCH
Calculation of Transistor Simulated Inductance
I recently wanted to make an 18-band equalizer, but I could only find 10-band equalizers on the Internet, so I had to set it up myself. Does anyone know the calculation formula for the triode analog i...
浪-花 Analog electronics
Does the relay current parameter refer to the effective value or the peak value?
I have a relay marked with 16A. I want to know if this relay can pass a current of 20A peak value and 50% duty cycle?...
reohad Integrated technical exchanges
Looking for 24G radar development
[table=98%] [tr][td][float=right] [/float] Is there anyone in the forum who can develop 24G radar ranging and speed measurement with serial port? Please contact 18607560917[/td][/tr] [/table]...
154929210 Automotive Electronics
Transplantation of uC/OS-II on ADSP-BF531
Abstract: This paper introduces the characteristics of μC / OS-II , a real-time operating system with open source code , its kernel structure and the hardware features of ADSP-BF531 . At the same time...
feifei DSP and ARM Processors
Enable dynamic power management for embedded devices
To differentiate their products in a crowded and competitive market, manufacturers of handheld devices often consider battery life and power management as key selling points for cell phones, PDAs, mul...
zbz0529 Power technology
How to implement multiple clock pipelines in vhdl
How to implement multiple clock pipelines in vhdl, using one clock for a period of time and another clock for subsequent time eeworldpostqq...
雨中 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 375  1424  2414  2475  1164  8  29  49  50  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号