EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW576E-30N-0.750

Description
LVDS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, 0.75MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size126KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GDW576E-30N-0.750 Overview

LVDS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, 0.75MHz Nom, SMD, 6 PIN

3GDW576E-30N-0.750 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability50%
Manufacturer's serial numberGDW576
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency800 MHz
Minimum operating frequency0.75 MHz
Nominal operating frequency0.75 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
physical size7.5mm x 5.0mm x 1.8mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.7 ns
Maximum slew rate25 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
EURO
QUARTZ
7 x 5 x 1.8mm SMD VCXO
Frequency range 750kHz to 800MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 2.35ps typical
Pull range from ±30ppm to ±150ppm
GDW576 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW576 LVDS output VCXOs are packaged in 6 pad 7 x 5mm SMD.
Typical phase jitter for GDW series VCXOs is 2.6ps. Applications
include phase lock loop, SONET/ATM, set-top boxes, MPEG ,
audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
<24MHz:
24.01 to 96MHz:
96.01 to 800MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.6ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
25mA max.
65mA max.
100mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Fully compliant
PHASE NOISE
Offset:
10Hz 100Hz
dBc/Hz:
-60
-90
1kHz
-115
10kHz
-125
100kHz 1MHz 10MHz
-119
-120
-140
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVDS and Complimentary LVDS enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Both outputs are enabled
Above 0.7Vdd
PART NUMBERING
Example:
3GDW576 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDW576
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
EEWORLD University Hall----Microelectronics and Microlithography Technology
Microelectronics and Microlithography Technology : https://training.eeworld.com.cn/course/4552Microlithography and micro/nano processing technology, the foundation of microelectronics technology, are ...
老白菜 Analog electronics
Use for projects
...
camelxue Microcontroller MCU
JK flip-flop eliminates glitch
module Filter(input wire clk,input wire rst_n,input wire A,output wire AF ); //this module is designed to reduce/eliminate the glitch //in the input signal of linear ruler or optical encoder reg A_R1,...
anstxfw FPGA/CPLD
How to get the dot code of a character in wince6.0?
I am testing a thermal printer under Wince6.0, and its data format is a dot matrix code, but I don't know how to get the dot matrix code under Wince6.0? Any expert, please give me some advice!...
gueichun Embedded System
The B channel of TMS320F28035 cannot output the correct waveform in the up-down mode of ePWM
I plan to use the 28035 ePWM module to output center-aligned waveforms on both AB paths. It looks like the followingThe code directly refers to TI’s TMS320x2802x, 2803x Piccolo Enhanced Pulse Width Mo...
jishuaihu TI Technology Forum
[ST Motor Evaluation] Task 2 - Observing FOC Control Variables
1. Objective This time we will run the motor and observe several key variables of FOC control: Ia, Ib, Ic, Ialpha, Ibeta, Id, Iq, and voltages Vd and Vq. [/size][/font][/b][/align][align=left][b][font...
stp111 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2032  1376  2654  1628  679  41  28  54  33  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号