531BC62M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC62M0000DG

531BC62M0000DG: DescriptionLVDS Output Clock Oscillator, 62MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC62M0000DG Overview

LVDS Output Clock Oscillator, 62MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC62M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	62 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

What factors should be considered in switching frequency?

AM modulation signal injection method

Multifunctional conductivity tester circuit

Electric bicycle stepless speed regulation circuit with overcurrent protection

Triangle brand BYD-100A refrigerator circuit

Nokia 3650 mobile phone troubleshooting actual color picture (2)

Microchip Power Evaluation Board Promotion, and Red Packets!: [align=left][size=5][color=#ff0000]Event details: [font=Times New Roman]>>[/font][/color][/size][size=5][color=#ff0000] [/color][url=https://www.eeworld.com.cn/huodong/201404_Microchip/][color=#ff0000...; EEWORLD社区 Power technology

FPGA Design of Embedded Block Coding in JPEG2000: Abstract: In order to apply JPEG2000 to portable products, a hardware implementation scheme with efficient storage structure is adopted, and the corresponding register group and control logic are desi...; 程序天使 FPGA/CPLD

I have a question about hardware IIC communication!: Using the hardware IIC communication on 1611, the same 430 intends to use the master transmission mode and slave reception mode for data communication.During debugging, it is found that the other part...; lovablehua Microcontroller MCU

EVC reads and writes USB disk: Please help me, MARY1021897@SOHU.COM I have a USB flash drive plugged into my PC104 and need to store a TXT file in the USB flash drive in the evc application. The file transfer to the USB flash drive...; 海乐 Embedded System

Power Race Prediction Questions: [i=s]This post was last edited by paulhyde on 2014-9-15 09:25[/i] Please take a look...; zfd123456 Electronics Design Contest

Ask ADI experts about AD8475!!!: When using 8475 to convert single-ended to differential mode, the system works normally and meets the requirements when there is a signal input. However, if the input signal is disconnected (let the i...; youki12345 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components