DISCRETE SEMICONDUCTORS
DATA SHEET
dbook, halfpage
M3D109
PBSS4540X
40 V, 5 A
NPN low V
CEsat
(BISS) transistor
Product data sheet
Supersedes data of 2004 Jun 11
2004 Nov 04
NXP Semiconductors
Product data sheet
40 V, 5 A
NPN low V
CEsat
(BISS) transistor
FEATURES
•
High h
FE
and low V
CEsat
at high current operation
•
High collector current capability: I
C
maximum 4 A
•
High efficiency leading to less heat generation.
APPLICATIONS
•
Medium power peripheral drivers (e.g. fan and motor)
•
Strobe flash units for DSC and mobile phones
•
Inverter applications (e.g. TFT displays)
•
Power switch for LAN and ADSL systems
•
Medium power DC-to-DC conversion
•
Battery chargers.
DESCRIPTION
NPN low V
CEsat
transistor in a medium power SOT89
(SC-62) package.
PNP complement: PBSS5540X.
MARKING
TYPE NUMBER
PBSS4540X
Note
1. * = p: made in Hong Kong.
* = t: made in Malaysia.
* = W: made in China.
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
NAME
PBSS4540X
SC-62
DESCRIPTION
MARKING CODE
(1)
*1B
PINNING
PIN
1
2
3
emitter
collector
base
QUICK REFERENCE DATA
SYMBOL
V
CEO
I
C
I
CM
R
CEsat
PARAMETER
PBSS4540X
MAX.
40
4
10
71
UNIT
V
A
A
mΩ
collector-emitter voltage
collector current (DC)
peak collector current
equivalent on-resistance
DESCRIPTION
2
3
1
sym042
3
2
1
Fig.1 Simplified outline (SOT89) and symbol.
VERSION
SOT89
plastic surface mounted package; collector pad for good heat
transfer; 3 leads
2004 Nov 04
2
NXP Semiconductors
Product data sheet
40 V, 5 A
NPN low V
CEsat
(BISS) transistor
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
SYMBOL
V
CBO
V
CEO
V
EBO
I
C
I
CRM
I
CM
I
B
I
BM
P
tot
PARAMETER
collector-base voltage
collector-emitter voltage
emitter-base voltage
collector current (DC)
maximum repetitive collector current
peak collector current
base current (DC)
peak base current
total power dissipation
t
p
≤
1 ms
T
amb
≤
25
°C
notes 1 and 2
note 2
note 3
note 4
note 5
T
stg
T
j
T
amb
Notes
1. Operated under pulsed conditions; pulse width t
p
≤
10 ms; duty cycle
δ ≤
0.2.
storage temperature
junction temperature
operating ambient temperature
−
−
−
−
−
−65
−
−65
notes 1 and 2
t
p
≤
1 ms
CONDITIONS
open emitter
open base
open collector
−
−
−
−
−
−
−
−
MIN.
PBSS4540X
MAX.
40
40
6
4
5
10
1
2
2.5
0.55
1
1.4
1.6
+150
150
+150
UNIT
V
V
V
A
A
A
A
A
W
W
W
W
W
°C
°C
°C
2. Device mounted on a printed-circuit board, single-sided copper, tin-plated and standard footprint.
3. Device mounted on a printed-circuit board, single-sided copper, tin-plated and mounting pad for collector 1 cm
2
.
4. Device mounted on a printed-circuit board, single-sided copper, tin-plated and mounting pad for collector 6 cm
2
.
5. Device mounted on a 7 cm
2
ceramic printed-circuit board, 1 cm
2
single-sided copper and tin-plated. For other
mounting conditions, see
“Thermal considerations for SOT89 in the General Part of associated Handbook”.
2004 Nov 04
3
NXP Semiconductors
Product data sheet
40 V, 5 A
NPN low V
CEsat
(BISS) transistor
PBSS4540X
1600
P
tot
(mW)
1200
(2)
(1)
001aaa229
800
(3)
400
0
−50
0
50
100
150
200
T
amb
(°C)
(1) FR4 PCB; 6 cm
2
mounting pad for collector.
(2) FR4 PCB; 1 cm
2
mounting pad for collector.
(3) FR4; standard footprint.
Fig.2
Power derating curves.
2004 Nov 04
4
NXP Semiconductors
Product data sheet
40 V, 5 A
NPN low V
CEsat
(BISS) transistor
THERMAL CHARACTERISTICS
SYMBOL
R
th(j-a)
PARAMETER
from junction to ambient
in free air
notes 1 and 2
note 2
note 3
note 4
note 5
R
th(j-s)
Notes
1. Operated under pulsed conditions; pulse width t
p
≤
10 ms; duty cycle
δ ≤
0.2.
from junction to soldering point
CONDITIONS
PBSS4540X
VALUE
50
225
125
90
80
16
UNIT
K/W
K/W
K/W
K/W
K/W
K/W
2. Device mounted on a printed-circuit board, single-sided copper, tin-plated and standard footprint.
3. Device mounted on a printed-circuit board, single-sided copper, tin-plated and mounting pad for collector 1 cm
2
.
4. Device mounted on a printed-circuit board, single-sided copper, tin-plated and mounting pad for collector 6 cm
2
.
5. Device mounted on a 7 cm
2
ceramic printed-circuit board, 1 cm
2
single-sided copper and tin-plated. For other
mounting conditions, see
“Thermal considerations for SOT89 in the General Part of associated Handbook”.
10
3
Z
th
(K/W)
10
2
(1)
(2)
(3)
(4)
(5)
(6)
006aaa232
10
(7)
(8)
(9)
1
(10)
10
−1
10
−5
10
−4
10
−3
10
−2
10
−1
1
10
10
2
t
p
(s)
10
3
Mounted on FR4 printed-circuit board; standard footprint.
(1)
δ
= 1.
(2)
δ
= 0.75.
(3)
δ
= 0.5.
(4)
δ
= 0.33.
(5)
δ
= 0.2.
(6)
δ
= 0.1.
(7)
δ
= 0.05.
(8)
δ
= 0.02.
(9)
δ
= 0.01.
(10)
δ
= 0.
Fig.3 Transient thermal impedance as a function of pulse time; typical values.
2004 Nov 04
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
