EEWORLDEEWORLDEEWORLD

Part Number

Search

BLF2043F/T3

Description
TRANSISTOR UHF BAND, Si, N-CHANNEL, RF POWER, MOSFET, SOT-467C, 2 PIN, FET RF Power
CategoryDiscrete semiconductor    The transistor   
File Size96KB,12 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

BLF2043F/T3 Overview

TRANSISTOR UHF BAND, Si, N-CHANNEL, RF POWER, MOSFET, SOT-467C, 2 PIN, FET RF Power

BLF2043F/T3 Parametric

Parameter NameAttribute value
MakerNXP
Parts packaging codeSOT
package instructionFLANGE MOUNT, R-CDFM-F2
Contacts2
Manufacturer packaging codeSOT467C
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionSOURCE
ConfigurationSINGLE
Minimum drain-source breakdown voltage65 V
Maximum drain current (ID)2.2 A
FET technologyMETAL-OXIDE SEMICONDUCTOR
highest frequency bandULTRA HIGH FREQUENCY BAND
JESD-30 codeR-CDFM-F2
Number of components1
Number of terminals2
Operating modeENHANCEMENT MODE
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typeN-CHANNEL
Certification statusNot Qualified
surface mountYES
Terminal formFLAT
Terminal locationDUAL
transistor applicationsAMPLIFIER
Transistor component materialsSILICON

BLF2043F/T3 Preview

DISCRETE SEMICONDUCTORS
DATA SHEET
M3D381
BLF2043F
UHF power LDMOS transistor
Product specification
Supersedes data of 2000 Oct 19
2002 Mar 05
Philips Semiconductors
Product specification
UHF power LDMOS transistor
FEATURES
High power gain
Easy power control
Excellent ruggedness
Source on mounting base eliminates DC isolators,
reducing common mode inductance
Designed for broadband operation (HF to 2.2 GHz).
APPLICATIONS
Communication transmitter applications in the UHF
frequency range.
3
1
BLF2043F
PINNING - SOT467C
PIN
1
2
3
drain
gate
source, connected to flange
DESCRIPTION
DESCRIPTION
Silicon N-channel enhancement mode lateral D-MOS
transistor encapsulated in a 2-lead flange package
(SOT467C) with a ceramic cap. The common source is
connected to the mounting flange.
QUICK REFERENCE DATA
RF performance at T
h
= 25
°C
in a common source test circuit.
MODE OF OPERATION
CW, class-AB (2-tone)
f
(MHz)
f
1
= 2200; f
2
= 2200.1
V
DS
(V)
26
P
L
(W)
10 (PEP)
2
Top view
MBK584
Fig.1 Simplified outline.
G
p
(dB)
>11
η
D
(%)
>30
d
im
(dBc)
≤−26
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
SYMBOL
V
DS
V
GS
I
D
T
stg
T
j
drain-source voltage
gate-source voltage
drain current (DC)
storage temperature
junction temperature
CAUTION
This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport
and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.
PARAMETER
−65
MIN.
65
±15
2.2
+150
200
MAX.
V
V
A
°C
°C
UNIT
2002 Mar 05
2
Philips Semiconductors
Product specification
UHF power LDMOS transistor
THERMAL CHARACTERISTICS
SYMBOL
R
th j-mb
R
th mb-h
Note
1. Thermal resistance is determined under RF operating conditions.
CHARACTERISTICS
T
j
= 25
°C
unless otherwise specified.
SYMBOL
V
(BR)DSS
V
GSth
I
DSS
I
DSX
I
GSS
g
fs
R
DSon
C
is
C
os
C
rs
PARAMETER
drain-source breakdown voltage
gate-source threshold voltage
drain-source leakage current
on-state drain current
gate leakage current
forward transconductance
drain-source on-state resistance
input capacitance
output capacitance
feedback capacitance
CONDITIONS
V
GS
= 0; I
D
= 0.2 mA
V
DS
= 10 V; I
D
= 20 mA
V
GS
= 0; V
DS
= 26 V
V
GS
= V
GSth
+ 9 V; V
DS
= 10 V
V
GS
=
±15
V; V
DS
= 0
V
DS
= 10 V; I
D
= 0.75 A
V
GS
= 10 V; I
D
= 0.75 A
V
GS
= 0; V
DS
= 26 V; f = 1 MHz
V
GS
= 0; V
DS
= 26 V; f = 1 MHz
V
GS
= 0; V
DS
= 26 V; f = 1 MHz
MIN.
75
4
2.8
TYP.
0.5
1.2
13
11
0.5
PARAMETER
thermal resistance from junction to mounting base
thermal resistance from mounting base to heatsink
CONDITIONS
T
mb
= 25
°C;
note 1
BLF2043F
VALUE
5
0.5
UNIT
K/W
K/W
MAX.
5
1.5
40
UNIT
V
V
µA
A
nA
S
pF
pF
pF
handbook, halfpage
10
2
MGW642
C
(pF)
10
Cos
Cis
Crs
1
10
−1
0
10
20
VDS (V)
30
V
GS
= 0; f = 1 MHz.
Fig.2
Input, output and feedback capacitance as
functions of drain-source voltage, typical
values.
2002 Mar 05
3
Philips Semiconductors
Product specification
UHF power LDMOS transistor
BLF2043F
APPLICATION INFORMATION
RF performance in a common source class-AB circuit. T
h
= 25
°C;
R
th mb-h
= 0.4 K/W; unless otherwise specified.
MODE OF OPERATION
CW, class-AB (2-tone)
f
(MHz)
f
1
= 2200; f
2
= 2200.1
V
DS
(V)
26
I
DQ
(mA)
85
P
L
(W)
10 (PEP)
G
p
(dB)
>11
η
D
(%)
>30
d
im
(dBc)
≤−26
Ruggedness in class-AB operation
The BLF2043F is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under
the following conditions: V
DS
= 26 V; f = 2200 MHz at rated load power.
handbook, halfpage
15
MGW643
60
MGW644
handbook, halfpage
0
Gp
(dB)
10
Gp
η
D
(%)
40
d im
(dBc)
−20
d3
d5
−40
d7
η
D
5
20
−60
0
0
4
8
12
PL (PEP) (W)
0
16
−80
0
4
8
12
PL (PEP) (W)
16
V
DS
= 26 V; I
DQ
= 85 mA;
f
1
= 2000 MHz; f
2
= 2000.1 MHz.
V
DS
= 26 V; I
DQ
= 85 mA; T
h
25
°C;
f
1
= 2000 MHz; f
2
= 2000.1 MHz.
Fig.3
Power gain and efficiency as functions of
peak envelope load power, typical values.
Fig.4
Intermodulation distortion as a function of
peak envelope load power; typical values.
2002 Mar 05
4
Philips Semiconductors
Product specification
UHF power LDMOS transistor
BLF2043F
handbook, halfpage
15
MGW645
60
MGW646
handbook, halfpage
0
Gp
(dB)
10
Gp
η
D
(%)
40
d im
(dBc)
−20
d3
−40
d5
d7
η
D
5
20
−60
0
0
4
8
12
PL (PEP) (W)
0
16
−80
0
4
8
12
PL (PEP) (W)
16
V
DS
= 26 V; I
DQ
= 85 mA;
f
1
= 2200 MHz; f
2
= 2200.1 MHz.
V
DS
= 26 V; I
DQ
= 85 mA; T
h
25
°C;
f
1
= 2200 MHz; f
2
= 2200.1 MHz.
Fig.5
Power gain and efficiency as functions of
peak envelope load power, typical values.
Fig.6
Intermodulation distortion as a function of
peak envelope load power; typical values.
MGW647
handbook, halfpage
0
d3
(dBc)
−20
−40
(1)
(2)
(3)
−60
0
4
8
12
PL (PEP) (W)
16
V
DS
= 26 V; T
h
25
°C;
f
1
= 2200 MHz; f
2
= 2200.1 MHz.
(1) I
DQ
= 115 mA.
(2) I
DQ
= 55 mA.
(3) I
DQ
= 85 mA.
Fig.7
Intermodulation distortion as a function of
peak envelope load power; typical values.
2002 Mar 05
5
Verilog programming using D flip-flops to generate fixed sequences
As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...
cmflyme FPGA/CPLD
Threshold setting for A/D high-speed acquisition of analog signals
Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...
fighting Analog electronics
From CC2530 to CC2530+CC2591
From CC2530 to CC2530+CC2591, in addition to changing #define xHAL_PA_LNA to #define HAL_PA_LNAWhat other settings are there?...
ljt8015 RF/Wirelessly
Apply for LMR24220 power module
I have recently become fascinated with electronic gadgets. I like to use breadboards and discrete components to build some experimental circuits. However, some experimental circuits require a relative...
lcofjp Power technology
LED constant current driver chip recommendation
I want to make an LED dimmer with a 24V DC input voltage to drive a 10w LED bulb. What constant current driver chip can I recommend? It would be best if it has a PWM function....
xhd1099924128 Analog electronics
Highlights of the Q&A on the Hezhongda website over the years
Highlights of the Q&A on the Hezhongda website over the years...
安_然 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2559  1657  512  2031  2592  52  34  11  41  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号