datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> AS5SS128K36DQ-7.5L/IT
PDF
Preview

AS5SS128K36DQ-7.5L/IT

Description
Standard SRAM
Categorystorage    storage   
File Size348KB，20 Pages
ManufacturerMicross
Websitehttps://www.micross.com
Download Datasheet Parametric Compare View All

AS5SS128K36DQ-7.5L/IT Overview

Standard SRAM

AS5SS128K36DQ-7.5L/IT Parametric

Parameter NameAttribute value
MakerMicross
package instruction,
Reach Compliance Codecompliant
Memory IC TypeSTANDARD SRAM

AS5SS128K36DQ-7.5L/IT Preview

SSRAM
AS5SS128K36
128K x 36 4Mb FLOW THROUGH ‘NO WAIT’
STATE BUS SYNCHRONOUS SRAM
FEATURES
• Available in Mil-Temp*, Enhanced* & Industrial Ranges
• 100 percent bus utilization
• No wait cycles between Read and Write
1
• Internal self-timed write cycle
• Individual Byte Write Control
• Single Read / Write control pin
• Clock controlled, registered address, data and
control
• Interleaved or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power down mode
• Common data inputs and data outputs
• CKE\ pin to enable clock and suspend operation
• Power Supply: V
DD
3.3V ± 5%, V
DDQ
3.3V/2.5V ± 5%
• JEDEC 100-Pin TQFP
• TQFP in copper lead frame for superior thermal
performance
• RoHs compliant options available
*Consult factory for /XT and /ET products.
GENERAL DESCRIPTION
TheAS5SS128K36 is a high-speed, low-power synchronous
static RAM designed to provide a burstable, high-performance,
“no wait” state device for networking and communication ap-
plications. It is organized as 128K words by 36 bits fabricated
with Micross’ advanced CMOS technology.
Incorporating a ‘no wait’ state feature, wait cycles are eliminated
when the bus switches from read to write, or write to read.
This device integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single monolithic
circuit.
All synchronous inputs pass through registers are controlled by
a positive-edge-triggered single clock input. Operations may
be suspended and all synchronous inputs ignored when Clock
Enable, CKE\ is HIGH. In this state the internal device will hold
their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter is
incremented. New external addresses can be loaded when
ADV is LOW.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock inputs and when WE\ is LOW. Separate
byte enables allow individual bytes to be written. A burst mode
pin (MODE) defines the order of the burst sequence. When tied
HIGH, the interleaved burst sequence is selected. When tied
LOW, the linear burst sequence is selected.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
f
MAX
Parameter
Clock Access Time
Cycle Time
Frequency
7.5
7.5
8.5
117
8.5
8.0
10
100
Units
ns
ns
MHz
NOTE 1:
Otherwise known as (ZBL) Zero Bus Latency.
For more products and information
please visit our web site at
www.micross.com
AS5SS128K36
Rev. 2.8 09/11
Micross Components reserves the right to change products or specifications without notice.
1
SSRAM
AS5SS128K36
BLOCK DIAGRAM
AS5SS128K36
Rev. 2.8 09/11
Micross Components reserves the right to change products or specifications without notice.
2
SSRAM
AS5SS128K36
PIN CONFIGURATIONS
100-pin TQFP
BWd
BWc
BWb
BWa
CKE
OE
ADV
NC
CE2
CE2
V
DD
Vss
CLK
WE
NC
CE
A
A
DQPc
DQc
DQc
V
DDQ
Vss
DQc
DQc
DQc
DQc
Vss
V
DDQ
DQc
DQc
NC
V
DD
NC
Vss
DQd
DQd
V
DDQ
Vss
DQd
DQd
DQd
DQd
Vss
V
DDQ
DQd
DQd
DQPd
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
80
1
79
2
78
3
77
4
76
5
75
6
74
7
73
8
72
9
71
10
70
11
69
12
68
13
67
14
66
15
65
16
64
17
63
18
62
19
61
20
60
21
59
22
58
23
57
24
56
25
55
26
54
27
53
28
52
29
51
30
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
MODE
A
A
A
A
NC
NC
Vss
A1
A0
NC
NC
A
A
A
A
A
V
DD
A
A
A
A
DQPb
DQb
DQb
V
DDQ
Vss
DQb
DQb
DQb
DQb
Vss
V
DDQ
DQb
DQb
Vss
NC
V
DD
ZZ
DQa
DQa
V
DDQ
Vss
DQa
DQa
DQa
DQa
Vss
V
DDQ
DQa
DQa
DQPa
Synchronous Address Inputs. These
pins must tied to the two LSBs of the
address bus.
A
Synchronous Address Inputs.
CLK
Synchronous Clock
ADV
Synchronous Burst Address Advance
BWa\ , BWd\ Synchronous Byte Write Enable
WE\
Write Enable
A0, A1
CKE\
V
SS
NC
Clock Enable
Ground
Not Connetcted
CE\, CE2, CE2\ Synchronous Chip Enable
OE\
DQa DQd
DQPa DQPd
MODE
V
DD
V
SS
V
DDQ
ZZ
Output Enable
Synchronous Data Input / Output
Parity Data I/O
Burst Sequence Mode Selection
+3.3V / 2.5V Power Supply
Ground
Isolated Output Buffer Supply: 3.3V/2.5V
Snooze Enable
AS5SS128K36
Rev. 2.8 09/11
Micross Components reserves the right to change products or specifications without notice.
3
SSRAM
AS5SS128K36
STATE DIAGRAM
READ
BEGIN
READ
WRITE
DS
READ
DS
WRITE
BEGIN
WRITE
READ
WRITE
READ
BURST
DS
DESELECT
BURST
BURST
WRITE
DS
BURST
READ
WRITE
DS
BURST
WRITE
BURST
BURST
READ
SYNCHRONOUS TRUTH TABLE
1
Operation
Not Selected
Not Selected
Not Selected
Not Selected Continue
Begin Burst Read
Continue Burst Read
NOP/Dummy Read
Dummy Read
Begin Burst Write
Continue Burst Write
NOP/Write Abort
Write Abort
Ignore Clock
Address Used
N/A
N/A
N/A
N/A
External Address
Next Address
External Address
Next Address
External Address
Next Address
N/A
Next Address
Current Address
OE\
H
X
X
X
L
X
L
X
L
X
L
X
X
CE2
X
H
X
X
H
X
H
X
H
X
H
X
X
CE2\
X
X
H
X
L
X
L
X
L
X
L
X
X
ADV
L
L
L
H
L
H
L
H
L
H
L
H
X
WE\
X
X
X
X
H
X
H
X
L
X
L
X
X
BWx\
X
X
X
X
X
X
X
X
L
L
H
H
X
OE\
X
X
X
X
L
L
H
H
X
X
X
X
X
CKE\
L
L
L
L
L
L
L
L
L
L
L
L
H
CLK
Notes:
1. X means “Don’t Care.”
2. The rising edge of clock is symbolized by .
3. A continue deselect cycle can only be entered if a deselected cycle is excecuted first.
4. WE\ = L means write operation in write truth table. WE\=H meansread operation in write truth table.
5. Operation finally depends on status of asynchronous pins (ZZ and OE\)
AS5SS128K36
Rev. 2.8 09/11
Micross Components reserves the right to change products or specifications without notice.
4
SSRAM
AS5SS128K36
ASYNCHRONOUS TRUTH TABLE
1
Function
Sleep Mode
Read
Write
Deselected
Notes:
1. X means “Don’t Care.”
2. For write cycles following read cycles, the output buffers must be disabled with OE\, otherwise data bus contention will occur.
3. Sleep Mode means power Sleep Mode where stand by current does not depend on cycle time.
4. Deselected means power Sleep Mode where stand by currend depends on cycle time.
ZZ
H
L
L
L
L
OE\
X
L
H
X
X
I/O Status
High Z
DQ
High Z
Din, High Z
High Z
WRITE TRUTH TABLE
Operation
Read
WRITE BYTE a
WRITE BYTE b
WRITE BYTE c
WRITE BYTE d
WRITE ALL BYTEs
WRITE ABORT / NOP
WE\
H
L
L
L
L
L
L
Bwa\
X
L
H
H
H
L
H
BWb\
X
H
L
H
H
L
H
BWc\
X
H
H
L
H
L
H
BWd\
X
H
H
H
L
L
H
Notes:
1. X means “Don’t Care.”
2. All inputs in this table must beet setup and hold time around the rising edge of CLK.
INTERLEAVED BURST ADDRESS TABLE (MODE = V
DD
or NC)
External Address
A1 A0
00
01
10
11
1st Burst Address
A1 A0
01
00
11
10
2nd Burst Address
A1 A0
10
11
00
01
3rd Burst Address
A1 A0
11
10
01
00
AS5SS128K36
Rev. 2.8 09/11
Micross Components reserves the right to change products or specifications without notice.
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

AS5SS128K36DQ-7.5L/IT Related Products

AS5SS128K36DQ-7.5L/IT AS5SS128K36DQCR-8L/XT AS5SS128K36DQ-7.5/XT AS5SS128K36DQ-8/IT AS5SS128K36DQ-7.5/IT AS5SS128K36DQ-8/ET AS5SS128K36DQ-7.5L/ET AS5SS128K36DQ-7.5L/XT AS5SS128K36DQ-8/XT AS5SS128K36DQC-7.5L/IT
Description Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM Standard SRAM
Maker Micross Micross Micross Micross Micross Micross Micross Micross Micross Micross
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant compliant compli
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM

Recommended Resources

Bird chirping generator

Add an anti-interference capacitor to the output of the amplifier

Electromagnetic swing circuit

Two-phase servo drive circuit diagram

Rotation monitor circuit

6OXT(1.0) computer motherboard circuit diagram_08

Seek advice from experts in lidar software and hardware
I have been looking for a senior LiDAR hardware and software development engineer for three months, but the results are not very good. It's not that our salary is not high, our salary is OK, and we ca...
南北老王 Automotive Electronics
Course Design - Constant Voltage Source Design
My course design plan uses DA to achieve voltage stabilization and voltage regulation. It can be used as a reference for everyone, and please share your ideas. This design mainly involves the steps of...
牛默默 Power technology
PIC16LF877A cannot be programmed when powered by 3.3V, but it works fine with 5V. Does the download voltage of PIC16LF877A have to be 5V?
PIC16LF877A cannot be programmed when powered by 3.3V, but it works fine with 5V. Does the download voltage of PIC16LF877A have to be 5V?...
a8654240 Microchip MCU
CC2480 Datasheet
CC2480 Datasheet...
DHTL Talking
Input pin problem for beginners
Everyone, I am working on a system and encountered a problem. Could you please take a look at it? Thank you! Question: I collect data through FPGA and store it into SDRAM, and then send it to the host...
djsly FPGA/CPLD
"Playing with the Board" + Replaying MicroPython on the STM32F7DISC (6)
Using the following program, you can use the STM32F7DISC as a touchpad to control the movement of the mouse on the PC.import lcdF7D as lcd import tchF7D as ts from time import sleep_mslcd.init() lcd.s...
dcexpert Special Edition for Assessment Centres
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. IBM0116400PT1-60
  2. CIRC455PAA109
  3. 85101T123S5044
  4. PN4391TRH
  5. TSC80C31-30MIP883
  6. ABLS3-FREQ-S-R150-Y-T
  7. SLA116L
  8. AB-100.0100MHZ-S-CZ-Q20-P
  9. US1KWZ
  10. BZD27C39P_R1_00001
  11. C3030WVA-F-2x9P
  12. 0805W8J0184T5E

Popular Articles

  1. DuPont expands Nikal™ BP electroplating chemicals range
  2. Korean manufacturer Haicheng Optics withdraws from the mobile phone module/lens market: Chinese companies compete
  3. WaveSense changes its name to GPR and releases next-generation radar Aegis
  4. Silicon Labs is once again recognized for its excellent corporate management and innovative technology
  5. Celebrating the 100 millionth EyeQ® chip on the road
  6. HTC announces that it will launch a "Viverse" metaverse smartphone next month
  7. The 5.9-inch ultra-small-screen flagship phone that surpasses Xiaomi 12 and Samsung S22 is here
  8. Wei Dongshan ARM bare metal learning notes - code relocation
  9. How to measure a diode with a multimeter
  10. Tutorial on how to measure eye diagram using Puyuan oscilloscope

Technical ResourceMore

  1. Development of independent photovoltaic power generation system
  2. PWM_PFM control circuit of switching power supply
  3. USB to COM
  4. MATLAB Case 10 Classification of Discrete Hopfield Neural Networks - Evaluation of Scientific Research Capabilities in Universities.rar
  5. Proteus simulation example (AT90X) - ADDC practice program.rar
  6. Altium Designer schematic library simulation device.SchLib
  7. Altium Designer schematic library simulates integrated circuits.SCHLIB
  8. Microwave visualization DIY introduction with code
  9. Robotic environment recognition 29 pages 3.4M.ppt
  10. Introduction to PCB Design

ForumMore

  1. Course Design - Constant Voltage Source Design
  2. PIC16LF877A cannot be programmed when powered by 3.3V, but it works fine with 5V. Does the download voltage of PIC16LF877A have to be 5V?
  3. CC2480 Datasheet
  4. Input pin problem for beginners
  5. "Playing with the Board" + Replaying MicroPython on the STM32F7DISC (6)
  6. Characteristics and application fields of electronic tags in various frequency bands in RFID technology
  7. Should mobile phone systems be open or monopolized?
  8. Video surveillance power supply interference solution example
  9. I read someone else's multifunctional electronic clock and thought it was good, so I shared it.
  10. Ask for advice: CCS resources

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2807  1275  1802  1284  940  57  26  37  19  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号