EEWORLDEEWORLDEEWORLD

Part Number

Search

531UB218M000DGR

Description
CMOS/TTL Output Clock Oscillator, 218MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531UB218M000DGR Overview

CMOS/TTL Output Clock Oscillator, 218MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB218M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency218 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LIN bus and its application in automotive hierarchical network 2
Depending on the transmission conditions, message frames can be divided into six types: absolute frames, trigger frames, discrete frames, diagnostic frames, user-defined frames, and reserved frames [2...
frozenviolet Automotive Electronics
Award-winning live broadcast | Azure Sphere helps to provide stable, secure and flexible IoT solutions
With the advent of 5G and the maturity of artificial intelligence technology, the Internet of Things will usher in rapid development, bringing new opportunities and challenges to the entire industry. ...
zqy1111 Industrial Control Electronics
Accelerated life and accelerated degradation test design and data analysis issues
Accelerated life and accelerated degradation tests are important means to solve the reliability problems of high-reliability and long-life products. At present, accelerated life and accelerated degrad...
lynnyong Integrated technical exchanges
Three Trends That Will Determine the Future of Wireless Test Systems
At 7am, you wake up to classic rock music playing on your clock radio. What the hell is that? The RDS-equipped radio screen scrolls with digital text, "Wanted Dead or Alive - John Bon Jovi". While you...
cscl Test/Measurement
Date with Spring---Spring is back, everything is reviving
Spring is back, and everything is reviving. Spring in the Northeast comes later than in the south of the Yangtze River. Just like the current season, flowers are in full bloom, and plants are reviving...
RF-刘海石 Talking
How to use the purge device
[font=微软雅黑][color=#333333]The purge flow meter is mainly a constant flow system device composed of a constant current and a flow meter. It can be divided into two forms: a single meter and a panel. Es...
窗外的麻雀 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 206  2802  477  2011  905  5  57  10  41  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号