EEWORLDEEWORLDEEWORLD

Part Number

Search

DBC-1-X-1-1-SC-9L-X

Description
Splitter/Coupler, 1X2 Port, 99/1 Ratio, SC/SPC Connector, Panel Mount,
CategoryWireless rf/communication    Optical fiber   
File Size384KB,1 Pages
ManufacturerDicon Fiberoptics Inc
Websitehttp://www.diconfiberoptics.com
Download Datasheet Parametric View All

DBC-1-X-1-1-SC-9L-X Overview

Splitter/Coupler, 1X2 Port, 99/1 Ratio, SC/SPC Connector, Panel Mount,

DBC-1-X-1-1-SC-9L-X Parametric

Parameter NameAttribute value
MakerDicon Fiberoptics Inc
Reach Compliance Codeunknown
body height62 mm
Body length or diameter3.05 mm
Communication standardsGR-1221
Connection TypeSC/SPC CONNECTOR
Fiber optic equipment typesSPLITTER/COUPLER
Maximum insertion loss0.3 dB
Installation featuresPANEL MOUNT
Port configuration1X2
Split ratio/coupling ratio99/1
surface mountNO
Dual Window Broadband Coupler
DiCon’s Dual Window Broadband Coupler is a compact low
loss singlemode component designed for splitting power
signals in the 1550 nm and 1310 nm windows.
Specifications
1
Grade
Uniformity
2
Directivity
Back-reflection
Thermal stability
Fiber type
Operating temperature
Storage temperature
Premium
Standard
0.8 dB max.
1.2 dB max.
50 dB min. (for 1 X 2)
60 dB min. (for 2 X 2)
-50 dB max. (for 1 X 2)
-60 dB max. (for 2 X 2)
0.002 dB/
0
C max.
9/125 Corning SMF-28
-40
0
C to + 70
0
C
-40
0
C to + 85
0
C
Ordering Information
DBC -
Tap Ratio
1
2
5
10
20
30
40
50
1%
2%
5%
10%
20%
30%
40%
50%
1270 - 1350 nm &
1510 - 1590 nm
Specify value
Premium
Standard
-
-
-
-
-
-
Passband
13/15
X
1. All specifications referenced without connectors.
2. For 50/50 coupler only.
Coupling Ratio Table
Tap
ratio
1%
2%
Insertion loss P1
Premium Standard
0.3
0.3
0.4
0.6
1.2
1.9
2.7
3.6
0.4
0.4
0.5
0.8
1.4
2.1
2.9
3.9
Insertion loss P2
PDL
Premium Standard Premium Standard
23.5
19.8
15.2
11.8
7.9
6.0
4.7
3.6
24
21
18
12.7
8.4
6.4
5
3.9
0.25
0.25
0.25
0.25
0.25
0.2
0.15
0.15
0.25
0.25
0.25
0.25
0.25
0.2
0.2
0.2
Grade
1
2
Port Configuration
1x2
1
2
2x2
Connector Type
FC
FC/APC
FC/UPC
SC
SC/APC
SC/UPC
ST
ST/UPC
LC
LC/UPC
MU/UPC
N
2
9L
1
X
FC/SPC
FC/APC
FC/UPC
SC/SPC
SC/APC
SC/UPC
ST/SPC
ST/UPC
LC/SPC
LC/UPC
MU/UPC
None
250 micron, 200 kpsi bare fiber
900 micron, loose tube
1 meter
Specify X meters
Preliminary Datasheet
Features
5%
10%
20%
30%
40%
50%
Low insertion loss
Low PDL
Low wavelength dependence loss
Tested to Telecordia GR-1221 (bare fiber version)
Applications
Dual Window Broadband Couplers are designed for use in
telecommunication equipment, CATV networks, and test equipment.
These components are available individually or integrated into
DiCon’s modules for fiber protection switching, MUX/DMUX, optical
channel monitoring, and add/drop multiplexing applications.
Housing Dimensions
Loose Tube Package
3.05
Fiber Jacket
Pigtail Length
62.0
Bare Fiber Package
2.54
47.0
51.0
Units: mm
Specifications subject to change. Copyright ©2001 DiCon Fiberoptics, Inc. All rights reserved.
DiCon Fiberoptics, Inc. 1689 Regatta Blvd. Richmond, CA 94804
Tel. (510)620-5000
Fax. (510)620-4100
www.diconfiber.com
0043A
Fused Fiber Couplers
Dual Window Broadband Coupler
Fused Fiber Couplers
Fused Fiber Couplers
SinlinxA33 Simple QT control LED (io control)
[i=s] This post was last edited by babyking on 2019-1-9 13:08 [/i] [size=5]You need to have read [/size][size=5] "SinlinxA33 builds Qt App development environment to write helloworld" "Core Lingsi Sin...
babyking Embedded System
Can CycloneIII FPGA lock JTAG?
I recently disassembled a thermal imaging camera from BMW. The FPGA inside is ALTERA's EP3C25U256A7N. I want to try to reverse engineer the PCB and directly develop on this FPGA. The PCB seems to have...
littleshrimp FPGA/CPLD
STM32 v3.5 firmware library systick ms delay
"3.3.2 SysTick" in the article "How to upgrade from STM32F10xxx firmware library V2.0.3 to STM32F10xxx standard peripheral library V3.0.0" says:The SysTick driver has been removed from the standard pe...
qingfenglinxia stm32/stm8
USB driver please help
I used DDK to make a USB driver, which can communicate normally. But when writing to Pipe1 port in a loop, the driver stops responding after several times. When debugging, I found that it stops at sta...
shaowei1108 Embedded System
How to move from DSP and M4 to FPGA
I have played with DSP and M4 before, but I don't know how to transfer to FPGA. I can't even understand the schematic diagram... Why does an FPGA have to be divided into so many modules......
cl17726 FPGA/CPLD
High score for a 51 single chip microcomputer program
I have the hardware circuit diagram, and I need the program, which can be written in assembly or C language. Please help me, if you are interested, please contact QQ: 226600569. Very urgent! QQ online...
redmonster Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2635  2157  2517  2262  1644  54  44  51  46  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号