531KA775M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531KA775M000DGR

531KA775M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 775MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KA775M000DGR Overview

CMOS/TTL Output Clock Oscillator, 775MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KA775M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	775 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

555 ultra-low frequency millivolt signal generator circuit diagram

S-405A voltage stabilizing circuit diagram with pin 4 as 0

Negative resistance drive module circuit

RCC mode practical switching regulated power supply circuit diagram

busy signal generator

TDA1180P power amplifier circuit

STC89C52 driving PT2257 sample program: PT2257 stereo electronic volume control IC, using I2C bus control. Below is a sample program for STC89C52 microcontroller to control PT2257 . Note that after PT2257 is powered on, it needs to wait 200...; siuhiong 51mcu

GPRS data reception problem! Please enlighten me!: The GPRS of the sim300c I debugged can send data to the PC on the public network, but the module cannot receive data sent by the PC! The software on the PC uses the . Can someone give me some advice? ...; hurton Embedded System

One sentence discussion: In fact, we should add OSIntEnter and OSIntExit functions to any interrupt service function. This is because UCOSII is a preemptive kernel. After the interrupt service subroutine runs, the system will...; sxy4517 Real-time operating system RTOS

Let's observe. What will be the effect if stm8 is downloaded and debugged more times?: I have a board using stm8 105c6. I can't remember how many times I've burned it. It should be almost 10k times. Recently, I found I2C read and write errors. I touched the MCU with my finger and it was...; 等待巴蒂 stm32/stm8

The output clock of ADS5545 cannot be output: I've been debugging 5545 recently, using an internal reference, and the output is CMOS 2's complement. However, its output clock is sometimes present and sometimes absent, and the voltage meets the re...; wanglei0307 FPGA/CPLD

I am a novice and want to consult about the situation.: I used Cadence Allegro to make a double-sided board. I want to print it online, but I don't know what files I need to produce? Also, what are the test points and mark points on the PCB board? Are they...; flashtt PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components