530RC747M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RC747M000DG

530RC747M000DG: DescriptionLVPECL Output Clock Oscillator, 747MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC747M000DG Overview

LVPECL Output Clock Oscillator, 747MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC747M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	747 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Simple 1-12V constant current charging circuit diagram

Internal structure of CD4017

Antenna amplifier synchronous power supply circuit

LM909 radio remote control receiving and decoding circuit diagram

Precision absolute value arithmetic circuit

The three-phase motor △ is connected to the low-speed operation circuit

All roads lead to energy conservation. Where are the challenges and opportunities of energy conservation?: Moore's Law states that every 24 months (later revised to 18 months by the industry), the number of transistors that can be accommodated on an IC doubles, and performance will also double. After the d...; clj2004000 Power technology

When drawing a 4-layer board in Altium Designer 16, does the power ground in the middle layer need additional connection?: When drawing a 4-layer board, add an inner power layer, and after NET is selected as ground, do you need to do additional operations to connect this layer to the power ground?...; hust_wj PCB Design

The tx-1c MCU development board is still connected when using SIP burning. Please power on the MCU (I have tested it many times, please analyze it): I am using [b]stc89c52[/b], a development board from the AOK MCU Learning and Development Network. When using STC-ISP to burn the program, it always prompts "Still connecting, please power on the MCU"...; hdrnono 51mcu

Looking for a guy who makes attendance system: Looking for attendance machine developer, if you have cooperation intention, please contact, QQ: 40634865...; cdqd Embedded System

Assembly experts come in! !: I am a novice, and I have a question to ask the experts. What is the specific role of the interrupt vector table in the assembly program? What do org and dw specifically achieve? Also, in general, aft...; shenlanshanshan Microcontroller MCU

CAN bottom waveform output: [i=s] This post was last edited by nt52241930 on 2016-4-13 14:18[/i] I would like to ask everyone who has experience in developing CAN: Currently using the return mode, the TX and RX of M4 will be sho...; nt52241930 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components