EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT10484S8Y

Description
Standard SRAM, 4KX4, 8ns, PDSO24
Categorystorage    storage   
File Size96KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT10484S8Y Overview

Standard SRAM, 4KX4, 8ns, PDSO24

IDT10484S8Y Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Reach Compliance Codenot_compliant
Maximum access time8 ns
I/O typeSEPARATE
JESD-30 codeR-PDSO-J24
JESD-609 codee0
memory density16384 bit
Memory IC TypeSTANDARD SRAM
memory width4
Humidity sensitivity level3
Negative supply voltage rating-5.2 V
Number of terminals24
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4KX4
Output characteristicsOPEN-EMITTER
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ24,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply-5.2 V
Certification statusNot Qualified
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
®
HIGH-SPEED BiCMOS
ECL STATIC RAM
16K (4K x 4-BIT) SRAM
Integrated Device Technology, Inc.
PRELIMINARY
IDT10484, IDT10A484
IDT100484, IDT100A484
IDT101484, IDT101A484
FEATURES:
• 4096-words x 4-bit organization
• Address access time: 4/4.5/5/7/8/10/15 ns
• Low power dissipation: 900mW (typ.)
• Guaranteed Output Hold time
• Fully compatible with ECL logic levels
• Separate data input and output
• Corner and Center power pin pinouts
• Standard through-hole and surface mount packages
• Guaranteed-performance die available for MCMs/hybrids
• MIL-STD-883, Class B product available
DESCRIPTION:
The IDT10484(10A484), IDT100484(100A484) and
IDT101484(101A484) are 16,384-bit high-speed BiCEMOS™
ECL static random access memories organized as 4Kx4, with
separate data inputs and outputs. All I/Os are fully compatible
with ECL levels.
These devices are part of a family of asynchronous four-
bit-wide ECL SRAMs. This device is available in both the
traditional corner-power pinout, and "revolutionary" center-
power pin configurations. Because they are manufactured in
BiCEMOS™ technology, power dissipation is greatly reduced
over equivalent bipolar devices. Low power operation pro-
vides higher system reliability and makes possible the use of
the plastic SOJ package for high-density surface mount
assembly.
The fast access time and guaranteed Output Hold time
allow greater margin for system timing variation. DataIN setup
time specified with respect to the trailing edge of Write Pulse
eases write timing allowing balanced Read and Write cycle
times.
FUNCTIONAL BLOCK DIAGRAM
A
0
16,384-BIT
MEMORY ARRAY
DECODER
V
CC
V
EE
A
11
D
0
D
1
D
2
D
3
WE1
WE2
CS
SENSE AMPS
AND READ/WRITE
CONTROL
Q
0
Q
1
Q
2
Q
3
2811 drw 01
BiCEMOS is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©1991
Integrated Device Technology, Inc.
JANUARY 1992
DSC-8018/4
1
Where do your ideas come from?
Creativity and innovation is a topic that has received much attention. Although China's manufacturing industry is at the low end of the global industrial chain, many engineers are often criticized for...
jidang DSP and ARM Processors
Which of the two circuits in the picture has better filtering effect?
I saw someone discussing this circuit somewhere else, and I want to share it with you. Which circuit in the picture has the best filtering effect? eeworldpostqq...
kevin.di Power technology
Audio encoding and decoding principles
[size=4] DTS (Decoding Timestamp) and PTS (Presentation Timestamp) are timestamps relative to SCR (System Reference) when the decoder decodes and displays a frame, respectively. SCR can be understood ...
fish001 Analogue and Mixed Signal
The USB interface of the company computer is blocked. How can I solve it and use the USB flash drive normally?
The USB port of the company computer is blocked. I reinstalled the system myself, but still cannot use the USB drive normally....
asinc Embedded System
Asking for advice: When using the P1.0 port of 89S52 as the input of an external falling edge triggered counter, how should I configure the T2 related registers?
// Initialize external counter T2 T2CON = 0x2; // Set the C/T2 flag of the T2CON register to 1, start counting externally, and trigger the count on the falling edge T2MOD = 0x0; TR2=1; RCAP2H = 0xff; ...
2008pcu Embedded System
Having trouble with sprintf() function in LCD application
[i=s] This post was last edited by Dangdangdang on 2016-8-17 17:19[/i] Let me first post the application of my sprintf() function in the 12864 LCD display program void display() //LCD display function...
铛铛铛挡 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2691  1137  1526  1280  1896  55  23  31  26  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号