530FB1007M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FB1007M00DG

530FB1007M00DG: DescriptionLVDS Output Clock Oscillator, 1007MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB1007M00DG Overview

LVDS Output Clock Oscillator, 1007MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB1007M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1007 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Based on NFC universal card reader circuit diagram

Single switch multi-light control circuit (3)

STK082-105 power amplifier circuit diagram

Power outage alarm circuit

DC 12V to AC 220V inverter power supply

Magnetic pole detection circuit

[Application Note] TMP006: Infrared Thermopile Sensor in Ultra-Small Chip-Scale Package: The TMP006 is the first device in a family of temperature sensors that can measure the temperature of an object without making contact with the object. The sensor uses a thermopile to absorb the infra...; EEWORLD社区 Analogue and Mixed Signal

Limitations of Flash_API for C2000 Series (28335) DSP: 【Reprint】 API can: 1. Can run in static internal SARAM 2. Configure the correct CPU frequency 3. Integrate API into application according to Flash_API list 4. Initialize PLL control registers, wait fo...; 模拟IC Microcontroller MCU

vc6.0+ddk error debugging problem: I am using vc6.0+xpddk. When debugging passthru, I click the reported error in the output column, but I cannot return to the place where the program error occurred. However, this situation does not oc...; ltfss Embedded System

LPC11U14 PS2 protocol: Has anyone used the ordinary GPIO of LPC11xx to simulate the transmission and reception of PS2 protocol? How to implement the program? Thank you!...; samson0 NXP MCU

Does anyone know if there is a Chinese version of ISO26262?: Does anyone know if there is a Chinese version of ISO26262?Does anyone know if there is a Chinese version of ISO26262? I have been looking for a Chinese version but haven't found one. Does anyone know...; pubuzhixia Microcontroller MCU

ADI System Solution Selection: Smart Energy Harvesting and Low Power Fault Indicator Design: [size=3]EEWORLD has carefully selected fresh and popular solutions for everyone in the ADI System Solution Selection Zone for download and reference. [/size] [size=3]Click to enter the [url=//1.eewimg...; EEWORLD社区 Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components