EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

S1C7XXXB00E10L

Description
16-BIT, 90MHz, RISC MICROCONTROLLER, PBGA
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,196 Pages
ManufacturerSeiko Epson Corporation
Download Datasheet Parametric View All

S1C7XXXB00E10L Overview

16-BIT, 90MHz, RISC MICROCONTROLLER, PBGA

S1C7XXXB00E10L Parametric

Parameter NameAttribute value
MakerSeiko Epson Corporation
Parts packaging codeBGA
package instructionBGA,
Reach Compliance Codeunknown
ECCN code3A001.A.3
Has ADCNO
Address bus width
bit size16
maximum clock frequency90 MHz
DAC channelNO
DMA channelNO
External data bus width
JESD-30 codeR-PBGA-B
PWM channelNO
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
speed90 MHz
surface mountYES
technologyCMOS
Terminal formBALL
Terminal locationBOTTOM
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
July 21 DIY oscilloscope debugging components and LCD are ready
DIY digital oscilloscope, the core team debugging components and LCD are in place. Thanks to Simon for his hard work in preparing components for everyone. Thanks to Mr. Zhou for sending the LCD in tim...
soso DIY/Open Source Hardware
[Nucleo experience] STM32L053 Nucleo live learning - a preliminary study
Although this board is not my first development board, it is the first one that I am determined to play with thoroughly. I was itching to use it when I read the introduction before. Finally, I got the...
zhimagod stm32/stm8
Request a design of a 40v, 10w DC regulated power supply! ! Thank you very much! Urgent! ! !
Request a design of a 40v, 10w DC regulated power supply! ! Thank you very much! Urgent! ! !...
STORMc PCB Design
Confuse
The following is a paper. I have a lot of questions. 1. Why is Vmr high at T0-T1? 2. When the watchdog is not fed, will the output of the WDO terminal of the watchdog chip be periodically low?...
liuhe Test/Measurement
[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Environment Preparation-Design Data Sheet
[Purpose] Create data tables 1. User information for future login. 2. Sampled personnel information table. 3. Sampling information table. 1. User information is used for future login authentication:2....
lugl4313820 Domestic Chip Exchange
Basic knowledge of Verilog HDL.pdf
Basic knowledge of Verilog HDL.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1209  2820  1689  610  2052  25  57  34  13  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号