DS1052Z-100 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> DS1052Z-100

DS1052Z-100: DescriptionSPECIALTY ANALOG CIRCUIT, PDSO8, 0.150 INCH, SOIC-8; CategoryAnalog mixed-signal IC The signal circuit; File Size885KB，15 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric Compare View All

DS1052Z-100 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1052Z-100	-	-	View	Buy Now

DS1052Z-100 Overview

SPECIALTY ANALOG CIRCUIT, PDSO8, 0.150 INCH, SOIC-8

DS1052Z-100 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Rochester Electronics
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	unknown
Analog Integrated Circuits - Other Types	ANALOG CIRCUIT
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
Humidity sensitivity level	NOT APPLICABLE
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	245
Certification status	COMMERCIAL
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm

DS1052Z-100 Preview

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

DS1052

5-Bit, Programmable, 100kHz

Pulse-Width Modulator

www.maxim-ic.com

FEATURES

Single 5-bit, programmable, pulse-width

modulator (PWM)

Adjustable Duty Cycle: 0% to 100%

2.7V to 5.5V Operation

Standard Frequency Value: 100kHz

2-Wire Addressable Interface

Packages: 8-Pin (150-mil) SOIC and 8-Pin

(118-mil)

mSOP

Operating Temperature: -40

C to +85

PIN ASSIGNMENT

SCL

SDA

GND

PWM

ORDERING INFORMATION

DS1052Z-100

DS1052U-100

100kHz

8-Pin 150-mil SOIC

8-Pin 118-mil

mSOP

8-Pin 150-mil SOIC

8-Pin 118-mil

mSOP

PIN DESCRIPTION

PWM

A0, A1, A2

SDA

SCL

GND

- 2.7V to 5.5V Power Supply

- PWM Ouput

- Device Address

- Serial Data I/O

- Serial Clock Input

- Ground

DESCRIPTION

The DS1052 is a programmable, 5-bit, pulse-width modulator featuring a 2-wire addressable controlled

interface. The DS1052 operates from power supplies ranging from 2.7V up to 5.5V. The PWM output

provides a signal that swings from 0V to V

The DS1052-100 requires a typical operating current of 100µA and a programmable shutdown supply

current of 1µA.

One standard PWM output frequency is offered: 100kHz. The 2-wire addressable interface allows

operation of multiple devices on a single 2-wire bus and provides compatibility with other Dallas

Semiconductor 2-wire devices such as real-time clocks (RTCs), digital thermometers, and digital

potentiometers.

The device is ideal for low-cost LCD contrast and/or brightness control, power supply voltage

adjustment, and battery charging or current adjustment. The DS1052 is offered in standard integrated

circuit packaging, including the 8-pin (150-mil) SOIC and space-saving 8-pin (118-mil)

mSOP.

1 of 14

072601

DS1052

OPERATION

Interface protocol is simplified to an 8-bit control byte and 8-bit data byte. Information can be read or

written to the DS1052 including a commanded shutdown operation.

Power-Up Configuration

The DS1052 powers-up to half-scale (10000B) providing 50% duty-cycle. In this mode, the DS1052 can

be used as a standalone oscillator of the frequency specified. Once powered, the PWM output can be

changed via the 2-wire addressable serial port.

Pin Description

– Power supply terminal. The DS1052 will support operation from power supply voltages ranging

from +2.7 volts to +5.5 volts.

GND

– Ground terminal.

PWM

– Pulse-width modulated output. This output is a square-wave having amplitudes from 0 volts to

. The duty cycle of this output is governed by a 5-bit control register. Output duty cycles range from

0% to 96.88%. An additional command sequence will provide a 100% duty cycle or “full-on.”

SCL

– Serial clock input.

SDA

– Serial bi-directional data I/O.

A0, A1, A2

– Device address (chip selects).

2-Wire Addressable Serial Port Control

The 2-wire serial port interface supports a bi-directional data transmission protocol with device

addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as

a receiver. The device that controls the message is called a “master.” The devices that are controlled by

the master are “slaves.” The bus must be controlled by a master device that generates the serial clock

(SCL), controls the bus access, and generates the START and STOP conditions. The DS1052 operates as

a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, and A2. A 2-wire serial

port overview and timing diagrams for the 2-wire serial port can be found in Figures 2 and 5,

respectively. Timing information for the 2-wire serial port is provided in the “AC Electrical

Characteristics” table for 2-wire serial communications.

2 of 14

DS1052

The following bus protocol has been defined (See Figure 2):

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in

the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy:

Both data and clock lines remain HIGH.

Start data transfer:

A change in the state of the data line from HIGH to LOW while the clock is HIGH,

defines a START condition.

Stop data transfer:

A change in the state of the data line from LOW to HIGH while the clock line is

HIGH defines the STOP condition.

Data valid:

The state of the data line represents valid data when, after a START condition, the data line

is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed

during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how

data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/W bit, two types of

data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The

number of data bytes transferred between START and STOP conditions is not limited and is determined

by the master device. The information is transferred byte-wise and each receiver acknowledges with a

ninth bit.

Within the bus specifications, a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate)

are defined. The DS1052 works in both modes.

Acknowledge:

Each receiving device, when addressed, is obliged to generate an acknowledge after the

reception of each byte. The master device must generate an extra clock pulse that is associated with this

acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a

way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of

course, setup and hold times must be taken into account. A master must signal an end of data to the slave

by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,

the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Data transfer from a master transmitter to a slave receiver.

The first byte transmitted by the

master is the command/control byte. Next follows a number of data bytes. The slave returns an

“acknowledge” bit after each received byte.

Data transfer from a slave transmitter to a master receiver.

The first byte (the command/control

byte) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number

of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all

received bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is

returned.

3 of 14

DS1052

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is

ended with a STOP condition or with a repeated START condition. Since a repeated START condition is

also the beginning of the next serial transfer, the bus will not be released.

The DS1052 may operate in the following two modes:

Slave receiver mode:

Serial data and clock are received through SDA and SCL, respectively. After

each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized

as the beginning and end of a serial transfer. Address recognition is performed by hardware after

reception of the slave (device) address and direction bit.

Slave transmitter mode:

The first byte is received and handled as in the slave receiver mode.

However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data

is transmitted on SDA by the DS1052 while the serial clock is input on SCL. START and STOP

conditions are recognized as the beginning and end of a serial transfer.

SLAVE ADDRESS

A command/control byte is the first byte received following the START condition from the master

device. The command/control byte consists of a four-bit control code. For the DS1052, this is set as

0101

binary for read/write operations. The next three bits of the command/control byte are the device select

bits or slave address (A2, A1, A0). They are used by the master device to select which of eight possible

devices is to be accessed. When reading or writing the DS1052, the device select bits must match the

device select pins (A2, A1, A0). The last bit of the command/control byte (R/W) defines the operation to

be performed. When set to a one a read operation is selected, and when set to a zero a write operation is

selected. The command control byte is presented in Figure 3.

Following the START condition, the DS1052 monitors the SDA bus checking the device type identifier

being transmitted. Upon receiving the 0101 control code, the appropriate device address bits, and the

read/write bit, the slave device outputs an “acknowledge” signal on the SDA line.

COMMAND AND PROTOCOL

The command and protocol structure of the DS1052 allows the user to read or write the PWM

configuration register or place the device in a low-current state (shut-down mode) and recall the device

from a low-current state. Additionally, the 2-wire command/protocol structure of the DS1052 will support

eight different devices that can be uniquely controlled.

Figure 4a, b, c, d, & e show the five different command and protocol bytes for the DS1052. These include

the following command operations: 1) Set PWM duty cycle, 2) Set PWM duty cycle 100%, 3) Set

shutdown mode, 4) Set recall mode, 5) Read PWM configuration register.

The command operation “Set PWM Duty Cycle” is used to configure the output duty cycle of the device.

The DS1052 has a 5-bit resolution and is capable of setting the duty cycle output from 0% up to 96.88%

in steps of 3.125%. A binary value of (00000B) sets the duty cycle output at 0% while a binary value of

(11111B) sets the duty cycle output at 96.88%.

The command operation “Set PWM Duty Cycle 100%” is used to configure the output duty cycle of the

device to a “full-on.” This command is provided in addition to the Set PWM Duty Cycle command for

flexibility and convenience in total duty cycle coverage. It allows the user to provide a total duty cycle

range from 0% to 100%.

4 of 14

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

DS1052Z-100 Related Products

	DS1052Z-100	DS1052U-100+	DS1052U-100
Description	SPECIALTY ANALOG CIRCUIT, PDSO8, 0.150 INCH, SOIC-8	SPECIALTY ANALOG CIRCUIT, PDSO8, 0.118 INCH, MICRO, SOP-8	SPECIALTY ANALOG CIRCUIT, PDSO8, 0.118 INCH, MICRO, SOP-8
Is it lead-free?	Contains lead	Lead free	Contains lead
Is it Rohs certified?	incompatible	conform to	incompatible
Maker	Rochester Electronics	Rochester Electronics	Rochester Electronics
Parts packaging code	SOIC	SOIC	SOIC
package instruction	SOP,	TSSOP,	TSSOP,
Contacts	8	8	8
Reach Compliance Code	unknown	unknown	unknown
Analog Integrated Circuits - Other Types	ANALOG CIRCUIT	ANALOG CIRCUIT	ANALOG CIRCUIT
JESD-30 code	R-PDSO-G8	S-PDSO-G8	S-PDSO-G8
JESD-609 code	e0	e3	e0
length	4.9 mm	3 mm	3 mm
Humidity sensitivity level	NOT APPLICABLE	1	1
Number of functions	1	1	1
Number of terminals	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	TSSOP	TSSOP
Package shape	RECTANGULAR	SQUARE	SQUARE
Package form	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	245	260	240
Certification status	COMMERCIAL	COMMERCIAL	COMMERCIAL
Maximum seat height	1.75 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3 V	3 V	3 V
surface mount	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	TIN LEAD	MATTE TIN	TIN LEAD
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	20
width	3.9 mm	3 mm	3 mm

Recommended Resources

Switching power supply genuine and fake load inspection

Resistor-capacitor plus silicon regulator tube type phase-shift trigger circuit

A HI-FI tube power amplifier 02

Transimpedance amplifier circuit diagram design

Four-channel proportional remote control equipment transmitter circuit

5A constant voltage/constant current regulated power supply

About M4129 chip + external PHY (MII) + LWIP, driver issues: Dear experts: I am a novice and I am working on a project that requires me to configure the M4129 chip + external PHY (MII). I cannot figure out the hardware driver and I don't know how to configure i...; liuyaoyang815 Microcontroller MCU

PID algorithm implementation and simulation in C language: [color=#000][font=arial, 宋体, sans-serif][size=4]The control point includes three relatively simple PID control algorithms, namely: incremental algorithm, position algorithm, and differential first. Al...; 37°男人 DSP and ARM Processors

Asking for advice: Questions about UCOS-II task switching: Under the CM3 architecture, the task switching of UCOS-ii is carried out in the OS_CPU_PendSVHandler interrupt, where the interrupt service code is as follows: OS_CPU_PendSVHandler CPSID I ; Prevent i...; zcj20080882 Real-time operating system RTOS

In a battery-powered low-power product, the ADS/DIR/open-drain/pull-up/pull-down settings of each port pin: I would like to ask: In a low-power battery-powered product, in addition to shutting down the internal module functions and clocks when not needed, how should the ADS/DIR/open-drain/pull-up/pull-down/...; 一沙一世 stm32/stm8

Introduction on how to encapsulate functions into libraries: Author: Aki LiDuring the project development process, developers want to encapsulate some core codes for the purpose of protecting core algorithms, so that other users cannot view the specific code im...; alan000345 Microcontroller MCU

What does it take to be proficient in C language?: As the title states, the industry takes bottom-level drivers as the standard...; 联合国 Programming Basics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components